JPH0418330B2 - - Google Patents

Info

Publication number
JPH0418330B2
JPH0418330B2 JP58049277A JP4927783A JPH0418330B2 JP H0418330 B2 JPH0418330 B2 JP H0418330B2 JP 58049277 A JP58049277 A JP 58049277A JP 4927783 A JP4927783 A JP 4927783A JP H0418330 B2 JPH0418330 B2 JP H0418330B2
Authority
JP
Japan
Prior art keywords
clock
distributed
stop signal
control circuit
free
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58049277A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59174016A (ja
Inventor
Mikio Ito
Nobuhiko Kuribayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58049277A priority Critical patent/JPS59174016A/ja
Publication of JPS59174016A publication Critical patent/JPS59174016A/ja
Publication of JPH0418330B2 publication Critical patent/JPH0418330B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP58049277A 1983-03-24 1983-03-24 クロツク分配システム Granted JPS59174016A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58049277A JPS59174016A (ja) 1983-03-24 1983-03-24 クロツク分配システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58049277A JPS59174016A (ja) 1983-03-24 1983-03-24 クロツク分配システム

Publications (2)

Publication Number Publication Date
JPS59174016A JPS59174016A (ja) 1984-10-02
JPH0418330B2 true JPH0418330B2 (enrdf_load_stackoverflow) 1992-03-27

Family

ID=12826356

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58049277A Granted JPS59174016A (ja) 1983-03-24 1983-03-24 クロツク分配システム

Country Status (1)

Country Link
JP (1) JPS59174016A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63238714A (ja) * 1986-11-26 1988-10-04 Hitachi Ltd クロック供給システム
CA1281385C (en) * 1987-02-09 1991-03-12 George William Conner Timing generator

Also Published As

Publication number Publication date
JPS59174016A (ja) 1984-10-02

Similar Documents

Publication Publication Date Title
US5450458A (en) Method and apparatus for phase-aligned multiple frequency synthesizer with synchronization window decoder
US5077686A (en) Clock generator for a computer system
US6687320B1 (en) Phase lock loop (PLL) clock generator with programmable skew and frequency
JPH05233275A (ja) マイクロプロセッサ
KR960015134A (ko) 전력 관리상태에 응답하여 다중 클럭된 회로를 클럭하는 클럭 제어기
US4821229A (en) Dual operating speed switchover arrangement for CPU
US5564042A (en) Asynchronous clock switching between first and second clocks by extending phase of current clock and switching after a predetermined time and appropriated transitions
US6266780B1 (en) Glitchless clock switch
EP0296617B1 (en) Apparatus for Dynamically Switching the Clock Source of a Data Processing System
US4870299A (en) Dynamic switching circuit for multiple asynchronous clock sources
JPH11312027A (ja) 半導体装置及びその設計方法
EP0616278B1 (en) Synchronous gated clock generator
US5742650A (en) Power reduction method and apparatus for phase-locked loop based clocks in a data processing system
JPH0418330B2 (enrdf_load_stackoverflow)
US5506981A (en) Apparatus and method for enhancing the performance of personal computers
US6928575B2 (en) Apparatus for controlling and supplying in phase clock signals to components of an integrated circuit with a multiprocessor architecture
JP2653281B2 (ja) 多相クロック制御回路
JP2758702B2 (ja) 集積回路装置
JPS593676A (ja) プロセツサ間クロツク同期化方式
US5969550A (en) Method and apparatus for mutual synchronization of ASIC devices
JPS61123916A (ja) マイクロコンピユ−タ
JPS62191910A (ja) クロツク制御方式
JPS6255186B2 (enrdf_load_stackoverflow)
JPH04171513A (ja) クロック発生回路
JPH04251312A (ja) クロツク供給方式