JPH04152655A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH04152655A
JPH04152655A JP28006790A JP28006790A JPH04152655A JP H04152655 A JPH04152655 A JP H04152655A JP 28006790 A JP28006790 A JP 28006790A JP 28006790 A JP28006790 A JP 28006790A JP H04152655 A JPH04152655 A JP H04152655A
Authority
JP
Japan
Prior art keywords
opening
conductive film
tungsten
forming
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP28006790A
Other languages
Japanese (ja)
Inventor
Yutaka Ito
豊 伊藤
Atsuo Wada
敦夫 和田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP28006790A priority Critical patent/JPH04152655A/en
Publication of JPH04152655A publication Critical patent/JPH04152655A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To enable the upper part of an opening to be bridged with a third conductive film close the opening without making the conductive film protrude much out of the opening by a method wherein a second conductive film is made to grow once, then an installing film is deposited, a second opening is provided above a first opening, and the third conductive film is made to grow. CONSTITUTION:A second insulating film 7 is formed on the whole surface, a second opening 8 equal to or smaller than a first opening 3 is provided to the second insulating film 7 through a photomask method and dry etching method so as to enable at least a first tungsten 6 to be partially exposed. A second tungsten 9 serving as a third conductive film 9 is selectively formed on the second opening 8 through a CVD method. A fourth conductive film 10 is formed so as to cover at least the second tungsten 9. By this setup, the second conductive film 6 is prevented from protruding much out of the opening, and the upper part of the second opening 8 is bridged with the third conductive film 9 to block the opening 8.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は半導体装置の製造方法に関すも従来の技術 従来の半導体装置の製造方法におけるCVD法により開
口部にタングステンを形成する方法のひとつに 導電体
上の絶縁膜に開口部を設けた微開口部にのみ導電性膜を
形成し その後にCVD法により選択的に開口部にタン
グステンを形成する方法があり通 な耘 開口部にのみ
タングステン形成前に導電性膜を形成する用途としてC
表  例えばタングステン形成時に還元反応により導電
体が侵食されるのを防ぐ場合も タングステンが成長し
にくい導電体の場合へ タングステン成長の種とする場
合も タングステン形成後の熱処理で、タングステンと
導電体が反応するのを防ぐバリア層として用いる場合な
どかあも 発明が解決しようとする課題 開口部に導電性膜を形成a  CVD法によりタングス
テンを選択成長させる場合 導電性膜は開口部底部のみ
ならず側壁にも存在するた八 タングステンは導電性膜
を種として、開口部側壁からも成長し 開口部をあふれ
て開口部の外側にも成長していく。よって開口部の上部
がタングステンによってふさがれるまでタングステンを
成長させると、タングステンが大きく傘状に開口部から
はみだして隣接する開口部から成長したタングステンな
どと短絡してしてしまう場合があっ九第2図は隣接する
開口部から成長したタングステン同士が接続した場合を
示す断面図であ、%  22は導電体21上に堆積され
た絶縁IL 26は絶縁膜22に設けられた開口部の導
電性膜24を介して埋め込まれたタングステンである。
[Detailed Description of the Invention] Industrial Field of Application The present invention relates to a method for manufacturing a semiconductor device.Conductor There is a method in which a conductive film is formed only in the small openings formed in the upper insulating film, and then tungsten is selectively formed in the openings using the CVD method. C for forming conductive films
Table For example, to prevent the conductor from being eroded by a reduction reaction when forming tungsten. To use the conductor where tungsten is difficult to grow. To use it as a seed for tungsten growth. During heat treatment after tungsten formation, tungsten and the conductor react. Problems that the invention aims to solve, such as when using a conductive film as a barrier layer to prevent Tungsten uses the conductive film as a seed to grow from the side walls of the opening, overflowing the opening, and growing outside the opening. Therefore, if tungsten is grown until the upper part of the opening is covered by tungsten, the tungsten may protrude from the opening in a large umbrella shape and short circuit with tungsten grown from an adjacent opening. The figure is a cross-sectional view showing a case where tungsten grown from adjacent openings are connected to each other. Tungsten is embedded through 24.

また 開口部上部がタングステンでふさがらないうちに
タングステンの成長を止めてしまうと、上部とのコンタ
クトが取りにくい場合があっな 本発明は 上述の課題に鑑みてなされ 開口部上部を導
電性膜が大きく外にはみだすことなく開口部に埋め込む
ことができる半導体装置の製造方法を提供することを目
的とすム 課題を解決するための手段 本発明における半導体装置の製造方法として(表導電体
上に第1の絶縁膜を形成する工程と、この第1の絶縁膜
にフォトマスク法とドライエッチにより前記導電体まで
達する第1の開口部を設ける工程と、この第1の開口部
にのみ第1の導電性膜を残留させる工程と、前記第1の
開口部にCVD法により選択的に第2の導電性膜を形成
する工程と、この第2の導電性膜を形成した前記第1の
開口部及び前記第1の絶縁膜上全面に第2の絶縁膜を形
成する工程と、前記第1の開口部上の前記第2の絶縁膜
に少なくとも第2の導電性膜の1部が露出するようにフ
ォトマスク法とドライエッチにより前記第1の開口部よ
り大きくない第2の開口部を設ける工程と、この第2の
開口部にCVD法により第3の導電性膜を形成する工程
と、この第3の導電性膜の1部を覆うように第4の導電
性膜を形成する工程とを含a 作用 本発明は前記した構成により、 1度第2の導電性膜を
成長させた黴 絶縁膜を堆積し第1の開口部上に第2の
開口部を設けて第3の導電性膜を成長させる節板 開口
部形成と導電性膜成長工程を2段階で行なうことにより
、導電性膜が大きく外にはみだすことなく開口部上部を
第3の導電性膜でブリッジさせて塞ぐことができも 実施例 第1図は本発明の一実施例における半導体装置の製造方
法を示す工程断面図であム 以下第1図に基づいてさら
に詳しく説明すも まず、第1図(a)では導電体1上に第1の絶縁膜2を
形成し フォトマスク法とドライエッチにより第1の絶
縁膜2に導電体lまで達する第1の開口部3を設けも 
なおここで導電体1はシリコン基板 第1の絶縁膜2は
5iOa膜とすム次に第1図(b)、(c)で(戴 第
1の導電性膜4を第1の開口部3を含む全面に形成した
後、レジスト5を塗布し 次に第1の開口部3以外の部
分のレジストを例えばドライエッチにより除去すム こ
こで例えば第1の導電性膜4はCVD法で形成したpo
ly  si膜を用いも 次に第1図(d)では ドライエッチにより、第1の開
口部3以外の部分の第1の導電性膜4をドライエッチに
よりエツチングし その後第1の開口部3に残っている
レジスト5を除去すム次に第1図(e)でi;LCVD
法により第2の導電性膜となる第1のタングステン6を
第1の開口部3のみに選択的に形成すも 次に第1図(f)、(g)で(上 全面に第2の絶縁膜
7を形成し フォトマスク法とドライエッチにより第1
の開口部3上の第2の絶縁膜7に第1の開口部3より大
きくない第2の開口部8を少なくとも第1のタングステ
ン6の1部が露出するように形成すも このとき第2の
絶縁膜7はたとえば5i02膜とすム 次に第1図(h)では 第2の開口部8にCVD法によ
り選択的に第3の導電性膜となる第2のタングステン9
を形成すも 次に第1図(i)では 少なくとも第2のタングステン
9を覆うように第4の導電性膜を形成すも このとき、
第4の導電性膜は例えばWSixとすム な耘 本実施例では第2.第3の導電性膜としてタング
ステンを用いた力交 選択成長が可能なドープドポリ、
アルミニウム等を用いても良いことは言うまでもな(℃ 発明の詳細 な説明したよう番ζ  本発明によれば 開口部に第1
の導電性膜を形成した後、CVD法により第2の導電性
膜を開口部に形成する場合に 第2の導電性膜が大きく
開口部からはみだすことなく、第2の開口部上部で第3
の導電性膜がブリッジしてつながり開口部を塞ぎミ 隣
接するコンタクトと短絡することなく上部配線の導電性
膜に対して良好なコンタクトを形成することができ、そ
の実用的効果は太き(℃
Furthermore, if the growth of tungsten is stopped before the upper part of the opening is filled with tungsten, it may be difficult to make contact with the upper part. An object of the present invention is to provide a method for manufacturing a semiconductor device that can be embedded in an opening without protruding outside. a step of forming an insulating film in the first insulating film, a step of providing a first opening in the first insulating film reaching the conductor by a photomask method and dry etching, and a step of forming a first conductor only in the first opening. a step of selectively forming a second conductive film in the first opening by a CVD method; and a step of forming a second conductive film in the first opening, and forming a second insulating film over the entire surface of the first insulating film, and exposing at least a portion of the second conductive film to the second insulating film over the first opening; a step of providing a second opening not larger than the first opening by a photomask method and dry etching; a step of forming a third conductive film in the second opening by a CVD method; and a step of forming a fourth conductive film so as to cover a part of the conductive film of No.3. A second opening is formed on the first opening to grow a third conductive film.By performing the opening formation and the conductive film growth process in two steps, the conductive film is Although the upper part of the opening can be bridged and closed with a third conductive film without protruding to the outside significantly, FIG. A more detailed explanation will be given below based on FIG. 1. First, in FIG. 1(a), a first insulating film 2 is formed on a conductor 1, and then the first insulating film 2 is formed by a photomask method and dry etching. It is also possible to provide a first opening 3 that reaches the conductor l.
Here, the conductor 1 is a silicon substrate, the first insulating film 2 is a 5iOa film, and in FIGS. After forming on the entire surface including the first conductive film 4, a resist 5 is applied, and then the resist in the area other than the first opening 3 is removed by, for example, dry etching. Po
Next, in FIG. 1(d), the first conductive film 4 in the area other than the first opening 3 is etched by dry etching, and then the first conductive film 4 is etched into the first opening 3. The remaining resist 5 is removed. Next, in FIG. 1(e), LCVD is performed.
The first tungsten 6, which will become the second conductive film, is selectively formed only in the first opening 3 by the method. The first insulating film 7 is formed by photomask method and dry etching.
A second opening 8 not larger than the first opening 3 is formed in the second insulating film 7 over the opening 3 of the second insulating film 7 so that at least a part of the first tungsten 6 is exposed. The insulating film 7 is, for example, a 5i02 film, and then in FIG.
Then, in FIG. 1(i), a fourth conductive film is formed to cover at least the second tungsten 9. At this time,
The fourth conductive film is, for example, WSix. In this embodiment, the second conductive film is WSix. Doped polyester which can be selectively grown by force exchange using tungsten as the third conductive film.
It goes without saying that aluminum or the like may be used (°C) According to the present invention, the first
After forming a conductive film, when forming a second conductive film in the opening using the CVD method, the second conductive film does not protrude significantly from the opening, and the third conductive film is formed on the top of the second opening.
The conductive film bridges and connects to close the opening.A good contact can be formed with the conductive film of the upper wiring without shorting with the adjacent contact, and its practical effect is large (℃

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例における半導体装置の製造方
法を示す工程断面図 第2図は従来例を示す断面図であ
ム ト・・導電体 2・・・第1の絶縁!L 3・・・第1
の開口部 4・・・第1の導電性IL 5・・・レジス
ト、 6・・・第1のタングステン、 7・・・第2の
絶縁風 8・・・第2の開口部 9川第2のタングステ
ン、 1o・・・第4の導電性膜 代理人の氏名 弁理士 小鍜治 明 はが2名第 図 3算1の開口部 \ 第 図 縞 因
FIG. 1 is a process sectional view showing a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 2 is a sectional view showing a conventional example. L 3...1st
4... First conductive IL 5... Resist, 6... First tungsten, 7... Second insulating air 8... Second opening 9 River 2nd Tungsten, 1o... Name of the fourth conductive film agent Patent attorney Akira Odori Two people Figure 3 Opening in calculation 1 \ Figure Stripe cause

Claims (1)

【特許請求の範囲】[Claims] 導電体上に第1の絶縁膜を形成する工程と、この第1の
絶縁膜にフォトマスク法とドライエッチにより前記導電
体まで達する第1の開口部を設ける工程と、この第1の
開口部にのみ第1の導電性膜を残留させる工程と、前記
第1の開口部にCVD法により選択的に第2の導電性膜
を形成する工程と、この第2の導電性膜を形成した前記
第1の開口部及び前記第1の絶縁膜上全面に第2の絶縁
膜を形成する工程と、前記第1の開口部上の前記第2の
絶縁膜に少なくとも第2の導電性膜の1部が露出するよ
うにフォトマスク法とドライエッチにより前記第1の開
口部より大きくない第2の開口部を設ける工程と、この
第2の開口部にCVD法により第3の導電性膜を形成す
る工程と、この第3の導電性膜の1部を覆うように第4
の導電性膜を形成する工程とを含む半導体装置の製造方
法。
a step of forming a first insulating film on the conductor; a step of providing the first insulating film with a first opening reaching the conductor by a photomask method and dry etching; and a step of forming the first opening. a step of selectively forming a second conductive film in the first opening by a CVD method; and a step of selectively forming a second conductive film in the first opening by a CVD method; forming a second insulating film on the first opening and the entire surface of the first insulating film; forming a second opening not larger than the first opening using a photomask method and dry etching so that a portion of the conductive film is exposed; and forming a third conductive film in the second opening using a CVD method. a fourth conductive film so as to cover a part of this third conductive film.
A method for manufacturing a semiconductor device, comprising: forming a conductive film.
JP28006790A 1990-10-17 1990-10-17 Manufacture of semiconductor device Pending JPH04152655A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28006790A JPH04152655A (en) 1990-10-17 1990-10-17 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28006790A JPH04152655A (en) 1990-10-17 1990-10-17 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH04152655A true JPH04152655A (en) 1992-05-26

Family

ID=17619844

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28006790A Pending JPH04152655A (en) 1990-10-17 1990-10-17 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH04152655A (en)

Similar Documents

Publication Publication Date Title
JPH027544A (en) Process of matching and manufacture of column
US5747383A (en) Method for forming conductive lines and stacked vias
JPH04229616A (en) Method for boring an opening on semicon- ductor layer structure
CA1131796A (en) Method for fabricating mos device with self-aligned contacts
JPH06318578A (en) Forming method for contact hole in semiconductor element
JPH04152655A (en) Manufacture of semiconductor device
JPS6242522A (en) Manufacture of semiconductor device
JPS61172336A (en) Formation of electrode opening of semiconductor device
JPS63306643A (en) Manufacture of semiconductor device
KR960006339B1 (en) Fabricating method of semiconductor device
KR100532981B1 (en) Etching method of semiconductor device
KR0148326B1 (en) Fabrication method of semiconductor device
JPH08330252A (en) Manufacture of semiconductor device
JPS62216268A (en) Manufacture of semiconductor device
KR0175518B1 (en) Structure of Metallization in Semiconductor Device and Manufacturing Method Thereof
JPH04109654A (en) Semiconductor device and manufacture thereof
JPH0482222A (en) Semiconductor device and manufacture thereof
KR0140806B1 (en) Manufacturing method for capacitor of semiconductor device
JPH0448644A (en) Manufacture of semiconductor device
JPH03136323A (en) Manufacture of semiconductor device
JPH0482271A (en) Semiconductor device and manufacture thereof
JPS6334956A (en) Manufacture of semiconductor device
JPS63170922A (en) Wiring method
JPH03217022A (en) Semiconductor device
JPH0713958B2 (en) Method for manufacturing semiconductor device