JPH0413840Y2 - - Google Patents
Info
- Publication number
- JPH0413840Y2 JPH0413840Y2 JP20246685U JP20246685U JPH0413840Y2 JP H0413840 Y2 JPH0413840 Y2 JP H0413840Y2 JP 20246685 U JP20246685 U JP 20246685U JP 20246685 U JP20246685 U JP 20246685U JP H0413840 Y2 JPH0413840 Y2 JP H0413840Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- prom
- eprom
- write
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20246685U JPH0413840Y2 (pm) | 1985-12-27 | 1985-12-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20246685U JPH0413840Y2 (pm) | 1985-12-27 | 1985-12-27 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62110800U JPS62110800U (pm) | 1987-07-15 |
| JPH0413840Y2 true JPH0413840Y2 (pm) | 1992-03-30 |
Family
ID=31166872
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20246685U Expired JPH0413840Y2 (pm) | 1985-12-27 | 1985-12-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0413840Y2 (pm) |
-
1985
- 1985-12-27 JP JP20246685U patent/JPH0413840Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62110800U (pm) | 1987-07-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5068783A (en) | Microcomputer having a built-in prom for storing an optional program | |
| US4291370A (en) | Core memory interface for coupling a processor to a memory having a differing word length | |
| US4019175A (en) | Program changeable sequence controller | |
| US5327363A (en) | Pattern memory circuit for integrated circuit testing apparatus | |
| US20070250740A1 (en) | System and method for conducting BIST operations | |
| KR880014761A (ko) | 직접 메모리 억세스용 데이타 전송 제어장치 | |
| US5127097A (en) | Memory writing apparatus | |
| JPH0413840Y2 (pm) | ||
| JPH03252993A (ja) | E↑2promの情報書込み装置 | |
| EP0230536B1 (en) | I/o processor for programmable sequence controller | |
| AU714669B2 (en) | Peripheral device control | |
| EP0049137A2 (en) | Fixed data reading apparatus and method | |
| JPS6410854B2 (pm) | ||
| US20230314513A1 (en) | In-circuit emulator device | |
| JPS63301338A (ja) | 制御メモリ付記憶装置 | |
| US4355356A (en) | Process and data system using data qualifiers | |
| JPS60262251A (ja) | マイクロプロセツサ開発支援装置 | |
| JP2583056B2 (ja) | Icテストシステム | |
| KR100224865B1 (ko) | 로봇 제어방법 | |
| JPS59132376A (ja) | パターン読出し試験装置 | |
| JPS5948402B2 (ja) | シ−ケンスコントロ−ラ | |
| JPS6184749A (ja) | プロセツサ保守装置 | |
| JPS6143353A (ja) | アドレス追跡装置 | |
| JPH06175883A (ja) | プログラムデバッグ装置 | |
| JPS63307543A (ja) | デバッグ装置 |