JPH04124880A - 半導体式圧力センサ - Google Patents

半導体式圧力センサ

Info

Publication number
JPH04124880A
JPH04124880A JP2243990A JP24399090A JPH04124880A JP H04124880 A JPH04124880 A JP H04124880A JP 2243990 A JP2243990 A JP 2243990A JP 24399090 A JP24399090 A JP 24399090A JP H04124880 A JPH04124880 A JP H04124880A
Authority
JP
Japan
Prior art keywords
electrode
semiconductor
strain gauge
pressure sensor
gauge chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2243990A
Other languages
English (en)
Inventor
Masahiro Kurita
栗田 正弘
Terumi Nakazawa
照美 仲沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2243990A priority Critical patent/JPH04124880A/ja
Publication of JPH04124880A publication Critical patent/JPH04124880A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8536Bonding interfaces of the semiconductor or solid state body
    • H01L2224/85375Bonding interfaces of the semiconductor or solid state body having an external coating, e.g. protective bond-through coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体式圧力センサにおいて電極の耐酸性を
向上させる構造に関する。
〔従来の技術〕
特開昭58−57731号によれば、単層Al電極の腐
食に対する保護を、Al電極上へ絶縁膜を形成し、更に
、ワイヤボンディング領域内に金属ワイヤをボンディン
グする。次いで、前記ワイヤボンディング領域内の絶縁
膜で被覆されていないA Q電極表面のみを酸化してい
る。この方法では、絶縁膜を形成する工程が必要で、コ
ストが高くなる問題がある。
一方、特開昭55−33024号によれば、電極が金薄
膜単層構造である。この構造では、半導体ゲージ基板と
金薄膜電極の密着性が悪く界面剥離する問題がある。
〔発明が解決しようとする課題〕
上記従来技術(特開昭58−57731号)は、絶縁膜
形成と、Al電極酸化の両工程を実施するため。
コスト高になる問題を有していた。本発明は、絶縁膜成
形を止めて、Al電極表面酸化のみで、耐酸性を向上さ
せる。この方法によれば、絶縁膜形成を廃止する分、コ
スト低減がはかれる。
一方、上記従来技術(特開昭55−33024号)は、
シリコン結晶上へ金薄膜を形成している。前記構造では
、シリコン結晶と金薄膜の線膨張係数の差から界面剥離
する問題を有している。
〔課題を解決するための手段〕 上記目的を達成するため、Al電極単層は、Al電極全
表面に厚さ0.1μm −0、3μmの酸化膜を形成す
る。
また、多層電極構造では、半導体歪ゲージチップと最上
層の金電極の密着性を向上させるため、金電極の下層へ
少なくとも一層以上の薄膜層を設けたものである。
〔作用〕
AR電極全表面を酸化することにより、表面層に、Af
ll!a化膜(0,1〜O’、3μm)を形成させる。
これにより、電極の耐酸性向上する。
多層電極は、半導体歪ゲージチップと金電極の線膨張係
数の中間程度の薄膜厚を追加することにより、線膨張係
数差が小さくなり金電極の密着性が向上する。更に、金
は酸に対しても強いので電極の耐酸性が向上する。
〔実施例〕
以下、本発明の実施例を第1図〜第7図により説明する
第1図は、圧力センサの全体斜視図でゲージ組1の微小
出力電圧を増幅回路が具備されるハイブリッドIC2で
増幅し、圧力センサの出力電圧としている。
第1の実施例を、第2図〜第4図で説明する。
半導体歪ゲージチップ上へ、4ケの拡散抵抗を配置し、
それをAΩ電極4でブリッヂに配線する。
前記半導体チップ3の裏面を加工してダイヤフラムを成
形した後、支持台5へ接合する。その後、熱酸化又は、
化学薬品による酸化で、前記Afl電極4の表面に膜厚
0.1μm〜0.3μmのAl酸化膜6を成形する。次
に、ケース7へ接着剤8で固定し、ケース7へ設けたリ
ードフレームと前記へ〇電極4間を線材9で接続する。
接続法は超音波ボンディングを行ないAΩ酸化膜6の線
材9ボンディング部のみAl酸化膜6を破いてAl電極
4へ線材9で接続する。更に、半導体歪ゲージチップ3
上へ軟質レジン10塗布する。
第2の実施例を、第5図で説明する。半導体歪ゲージチ
ップ3上へ4ケの拡散抵抗を配置し、それをAl電極4
でブリッヂに配線する。前記半導体歪ゲージチップ3の
裏面を加工してダイヤフラムを成形した後、支持台5へ
接合する。更に、熱酸化又は、化学薬品による酸化で、
前記Aα電極4の表面に膜厚0.1μm−0,3μmの
Al酸化膜6を形成する。次に、絶縁ベース13へ形成
した導体膜11と半導体歪ゲージチップ3上へ形成した
Aβ電極4を線材9で接続する。接続法は超音波ボンデ
ィングを行ない、Al酸化膜6の線材9ボンディング部
のみ、Al、M化膜6を破いて、Al電極4へ線材9で
接続する。更に、半導体歪ゲージチップ上へ、軟質レジ
ン10を塗布する。
第1と第2の実施例によれば、Al電極の表面を酸化す
る工程のみで、耐酸性向上がはかれる。
第3、及び第4の実施例を、第6図と第7図で説明する
第3及び第4の実施例は、第1及び第2の実施例のAf
f電極を3層電極にしたことのみが異なるものである。
本実施例の電極材料の組合せは、例えば下記の組合せが
ある。
Na  第1層電極 −第2層電極 −第3層電極1;
チタン(Ti)−パラジウム(Pd)−金(Au)2;
チタン(Ti)−=ツケル(Ni)−金(Au)3;チ
タン(T1)−白 金(Pt)−金(Au)4;クロム
(Cr)−白 金(Pt)−金(Au)5;クロム(C
r)−=ツケル(N i )−金(Au)上記、5種類
以外でも、最上層を金電極として下層電極に、半導体歪
ゲージチップと金電極の間の線膨張係数材を少なくとも
一層設ければ有効である。
本実施例によれば、電極が密着性と醋酸性の向上がはか
れる。
【図面の簡単な説明】
第1図は圧力センサの全体斜視図、第2図は本発明の第
1実施例の半導体式圧力センサ用ゲージ部を示す図、第
3図は第2図の■−■線部を示す図、第4図はAl電極
4及びAfl酸化膜の拡大図、第5図は第2実施例のゲ
ージ部の縦断面図、第6図は実施例3と4の半導体歪ゲ
ージチップ3の上面図、第7図は第6図の■−■の拡大
図である。 1・・ゲージ組、2・・・ハイブリッドICl3・・・
半導体チップ、4・・Al電極、5・・支持台、6・・
・Al酸化膜、7・・ケース、8・・接着剤、9・・線
材、10・・・軟質レジン、11・・・導体膜、12・
・・ケース(2)、13・絶縁ベース、14・・・第1
層電極、15・・・第2層電極、16・・・第3N電極
。 帛2図 帛3図

Claims (4)

    【特許請求の範囲】
  1. 1.半導体歪ゲージチップ上の電極と、前記歪ゲージチ
    ップを収納するケースのリードフレームとを線材で接続
    された半導体式圧力センサにおいて、前記半導体歪ゲー
    ジチップ上の電極材をAlにし、かつ、Al電極表面へ
    膜厚0.1μm〜0.3μmの酸化膜を形成したことを
    特徴とする半導体式圧力センサ。
  2. 2.半導体歪ゲージチップ上の電極と、前記半導体歪ゲ
    ージチップを接合される絶縁ベース、該絶縁ベースに導
    体膜が形成され、前記半導体歪ゲージチップ上の電極と
    該絶縁ベースの導体膜を線材で接続された半導体式圧力
    センサにおいて、前記半導体歪ゲージチップ上の電極材
    Alにし、かつ、Al電極表面へ膜厚0.1μm〜0.
    3μmの酸化膜を形成したことを特徴とする半導体式圧
    力センサ。
  3. 3.電極構造以外は、請求項1と同一の半導体式圧力セ
    ンサにおいて、前記半導体歪ゲージチップ上の電極構造
    を多層構造とし、最上層は必らず金属極にすることを特
    徴とする半導体式圧力センサ。
  4. 4.電極構造以外は、請求項2と同一の半導体式圧力セ
    ンサにおいて、前記半導体歪ゲージチップ上の電極構造
    を多層構造とし、最上層は必らず金属極にすることを特
    徴とする半導体式圧力センサ。
JP2243990A 1990-09-17 1990-09-17 半導体式圧力センサ Pending JPH04124880A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2243990A JPH04124880A (ja) 1990-09-17 1990-09-17 半導体式圧力センサ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2243990A JPH04124880A (ja) 1990-09-17 1990-09-17 半導体式圧力センサ

Publications (1)

Publication Number Publication Date
JPH04124880A true JPH04124880A (ja) 1992-04-24

Family

ID=17112075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2243990A Pending JPH04124880A (ja) 1990-09-17 1990-09-17 半導体式圧力センサ

Country Status (1)

Country Link
JP (1) JPH04124880A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529379A (ja) * 1991-07-25 1993-02-05 Mitsubishi Electric Corp 半導体装置およびそれの製造方法
US6603207B2 (en) 1995-07-14 2003-08-05 Matsushita Electric Industrial Co., Ltd. Electrode structure for semiconductor device, method for forming the same, mounted body including semiconductor device and semiconductor device
USRE38347E1 (en) 1999-08-03 2003-12-16 Tokyo Parts Industrial Co., Ltd. Flat coreless vibrator motor having no output shaft
CN104251758A (zh) * 2013-06-28 2014-12-31 富士电机株式会社 半导体压力传感器装置及其制造方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529379A (ja) * 1991-07-25 1993-02-05 Mitsubishi Electric Corp 半導体装置およびそれの製造方法
US6603207B2 (en) 1995-07-14 2003-08-05 Matsushita Electric Industrial Co., Ltd. Electrode structure for semiconductor device, method for forming the same, mounted body including semiconductor device and semiconductor device
USRE38347E1 (en) 1999-08-03 2003-12-16 Tokyo Parts Industrial Co., Ltd. Flat coreless vibrator motor having no output shaft
CN104251758A (zh) * 2013-06-28 2014-12-31 富士电机株式会社 半导体压力传感器装置及其制造方法
JP2015010931A (ja) * 2013-06-28 2015-01-19 富士電機株式会社 半導体圧力センサ装置およびその製造方法

Similar Documents

Publication Publication Date Title
JPH08509844A (ja) 緩衝層を有する電力半導体素子
JPH04124880A (ja) 半導体式圧力センサ
JPS61144576A (ja) 半導体加速度センサ
JPS63179557A (ja) 半導体装置用リ−ドフレ−ム
JP3819081B2 (ja) 温度センサ
JPH06176903A (ja) Cr系サーメット薄膜の電極構造
JPH03167463A (ja) 感湿素子
JPS5810868B2 (ja) 半導体歪変換器
JPS63298128A (ja) 圧力センサ
JP2000241274A (ja) 半導体圧力センサの部品、半導体圧力センサおよびその製造方法
JPS6286871A (ja) 半導体圧力センサ
JPH036674B2 (ja)
JPS58164232A (ja) 半導体装置
JPH0294452A (ja) 半導体装置
JPH0566537B2 (ja)
JPH0566979B2 (ja)
JPH06216313A (ja) 樹脂封止半導体装置
JPS5928070B2 (ja) 半導体変位変換器
JPS63148649A (ja) 半導体装置の電極構造
JPH02134851A (ja) 樹脂封止型半導体装置
JPH06216396A (ja) 加速度センサ
JPH04251985A (ja) 半導体圧力センサ
JPH04124843A (ja) 半導体回路装置
JP2000292268A (ja) 白金温度センサ
JPH01219601A (ja) 高感度ひずみゲージ