JPH0397743U - - Google Patents
Info
- Publication number
- JPH0397743U JPH0397743U JP366290U JP366290U JPH0397743U JP H0397743 U JPH0397743 U JP H0397743U JP 366290 U JP366290 U JP 366290U JP 366290 U JP366290 U JP 366290U JP H0397743 U JPH0397743 U JP H0397743U
- Authority
- JP
- Japan
- Prior art keywords
- error
- cpu
- memory
- program
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Detection And Correction Of Errors (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP366290U JPH0397743U (enExample) | 1990-01-19 | 1990-01-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP366290U JPH0397743U (enExample) | 1990-01-19 | 1990-01-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0397743U true JPH0397743U (enExample) | 1991-10-08 |
Family
ID=31507471
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP366290U Pending JPH0397743U (enExample) | 1990-01-19 | 1990-01-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0397743U (enExample) |
-
1990
- 1990-01-19 JP JP366290U patent/JPH0397743U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61166653A (ja) | アドレス変換エラー処理方法 | |
| JP2606862B2 (ja) | 単−エラー検出・訂正方式 | |
| EP0240606B1 (en) | Pipe-line processing system and microprocessor using the system | |
| JPH0397743U (enExample) | ||
| JPH0393947U (enExample) | ||
| JPH0397742U (enExample) | ||
| JPS6232813B2 (enExample) | ||
| JPH0474342U (enExample) | ||
| JPH03107748U (enExample) | ||
| JPH03104237U (enExample) | ||
| JPS6132435Y2 (enExample) | ||
| JPS5622291A (en) | Bit error correction method for memory | |
| JP2888654B2 (ja) | データ入力制御方式 | |
| JPS5617417A (en) | Common bus supervisory system | |
| JPS6476335A (en) | Data processing system | |
| JPH03116443U (enExample) | ||
| JPS5595152A (en) | Microinstruction execution control system | |
| JPS5576454A (en) | Announcement system for error detection information | |
| JPS62293439A (ja) | 誤り訂正機構 | |
| JPS63221444A (ja) | 制御記憶装置 | |
| JPS5622281A (en) | Buffer memory control system | |
| JPS6239778B2 (enExample) | ||
| JPS5578357A (en) | Program overrun detection unit | |
| JPH0482728U (enExample) | ||
| JPS58170099U (ja) | メモリ装置 |