JPH0397747U - - Google Patents
Info
- Publication number
- JPH0397747U JPH0397747U JP450590U JP450590U JPH0397747U JP H0397747 U JPH0397747 U JP H0397747U JP 450590 U JP450590 U JP 450590U JP 450590 U JP450590 U JP 450590U JP H0397747 U JPH0397747 U JP H0397747U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- address
- detection circuit
- invalid
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 15
- 230000003111 delayed effect Effects 0.000 claims 3
- 239000013256 coordination polymer Substances 0.000 claims 2
- 230000001934 delay Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP450590U JPH0397747U (enExample) | 1990-01-22 | 1990-01-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP450590U JPH0397747U (enExample) | 1990-01-22 | 1990-01-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0397747U true JPH0397747U (enExample) | 1991-10-08 |
Family
ID=31508250
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP450590U Pending JPH0397747U (enExample) | 1990-01-22 | 1990-01-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0397747U (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2003071550A1 (en) * | 2002-02-25 | 2003-08-28 | Renesas Technology Corp. | Semiconductor integrated circuit device |
-
1990
- 1990-01-22 JP JP450590U patent/JPH0397747U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2003071550A1 (en) * | 2002-02-25 | 2003-08-28 | Renesas Technology Corp. | Semiconductor integrated circuit device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5637896A (en) | Error correction system | |
| EP0355286A3 (en) | Checkpoint retry mechanism | |
| KR910001514A (ko) | 마이크로 프로세서 리세트 회로 및 방법과 컴퓨터 시스템 | |
| EP0348240A3 (en) | Microprocessor equipped with parity control unit on same chip | |
| JPH0397747U (enExample) | ||
| EP0387888A3 (en) | Microprocessor system having an extended address space | |
| JPH0393949U (enExample) | ||
| JPH0390346U (enExample) | ||
| ZA895855B (en) | Method for error protection in storage systems of data processing systems,particularly telephone switching systems | |
| JPH0393950U (enExample) | ||
| JPH0321135U (enExample) | ||
| JPS6121695Y2 (enExample) | ||
| JPS5622291A (en) | Bit error correction method for memory | |
| JPS621262U (enExample) | ||
| JP2003248594A (ja) | データ誤りチェックシステム | |
| JPS6234358Y2 (enExample) | ||
| JPH0486939U (enExample) | ||
| JPH05189997A (ja) | メモリ障害検出機構 | |
| JPH0266652A (ja) | キャッシュメモリ | |
| JPH0250757U (enExample) | ||
| JPS6384647U (enExample) | ||
| KR930007148A (ko) | 교환시스템의 데이타 베이스 로딩 및 백업방법 | |
| JPS62151653U (enExample) | ||
| JPS62280949A (ja) | メモリ誤書込み防止回路 | |
| KR970072878A (ko) | 이중화제어구조를 갖는 보드에 있어서 캐쉬메모리제어방법 |