JPH0380346B2 - - Google Patents

Info

Publication number
JPH0380346B2
JPH0380346B2 JP57226321A JP22632182A JPH0380346B2 JP H0380346 B2 JPH0380346 B2 JP H0380346B2 JP 57226321 A JP57226321 A JP 57226321A JP 22632182 A JP22632182 A JP 22632182A JP H0380346 B2 JPH0380346 B2 JP H0380346B2
Authority
JP
Japan
Prior art keywords
patterns
chip
pattern
face
alignment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57226321A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59117225A (ja
Inventor
Takahiro Furuhashi
Osamu Tachibana
Takashi Asayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Renesas Eastern Japan Semiconductor Inc
Hitachi High Tech Corp
Original Assignee
Hitachi Tokyo Electronics Co Ltd
Hitachi Ltd
Hitachi Electronics Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Tokyo Electronics Co Ltd, Hitachi Ltd, Hitachi Electronics Engineering Co Ltd filed Critical Hitachi Tokyo Electronics Co Ltd
Priority to JP22632182A priority Critical patent/JPS59117225A/ja
Publication of JPS59117225A publication Critical patent/JPS59117225A/ja
Publication of JPH0380346B2 publication Critical patent/JPH0380346B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757Means for aligning
    • H01L2224/75753Means for optical alignment, e.g. sensors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP22632182A 1982-12-24 1982-12-24 フエイスダウンボンダ Granted JPS59117225A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22632182A JPS59117225A (ja) 1982-12-24 1982-12-24 フエイスダウンボンダ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22632182A JPS59117225A (ja) 1982-12-24 1982-12-24 フエイスダウンボンダ

Publications (2)

Publication Number Publication Date
JPS59117225A JPS59117225A (ja) 1984-07-06
JPH0380346B2 true JPH0380346B2 (enrdf_load_stackoverflow) 1991-12-24

Family

ID=16843355

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22632182A Granted JPS59117225A (ja) 1982-12-24 1982-12-24 フエイスダウンボンダ

Country Status (1)

Country Link
JP (1) JPS59117225A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10338809B4 (de) * 2003-08-21 2008-05-21 Hesse & Knipps Gmbh Verfahren und Vorrichtung zur Justage von Bondkopfelementen

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS574131A (en) * 1980-06-10 1982-01-09 Nippon Abionikusu Kk Device for mounting of semiconductor chips

Also Published As

Publication number Publication date
JPS59117225A (ja) 1984-07-06

Similar Documents

Publication Publication Date Title
JPS6273639A (ja) 半導体チツプの装着方法
JPH0380346B2 (enrdf_load_stackoverflow)
KR102354344B1 (ko) 반도체 소자 접착 기기
JP2828503B2 (ja) フリップチップボンダー装置及び該装置の位置合わせ方法
JP2001217387A (ja) 半導体装置および半導体装置の製造方法
JP3094639B2 (ja) 液晶表示モジュールにおける回路基板の接合方法
JP3163717B2 (ja) ボンディング方法およびその装置
JPH0587949U (ja) 半導体チップ
JPH0212024B2 (enrdf_load_stackoverflow)
JPH05152794A (ja) Icチツプ実装装置
JPH01173174A (ja) 認識位置補正方法
JP3370419B2 (ja) 電子部品を回路基板に実装する際の位置合わせ方法
JPH0131296B2 (enrdf_load_stackoverflow)
JPS6257098B2 (enrdf_load_stackoverflow)
JPS6239537B2 (enrdf_load_stackoverflow)
JP2701174B2 (ja) バンプ付け方法
JP2907246B2 (ja) 部品実装装置
JPH06310569A (ja) 半導体素子のフェースダウンボンディング法
JP3209250B2 (ja) 光電子集積回路実装装置
JP2018006510A (ja) 部品実装装置
JPH08264588A (ja) ボンディング方法
JPS5826664B2 (ja) 自動ワイヤボンデイング方法
JPH05190553A (ja) 半導体部品の実装構造及びその半田バンプの製造方法
JPH0139216B2 (enrdf_load_stackoverflow)
TW202425198A (zh) 基板處理裝置以及基板處理方法