JPH0379886B2 - - Google Patents
Info
- Publication number
- JPH0379886B2 JPH0379886B2 JP20066985A JP20066985A JPH0379886B2 JP H0379886 B2 JPH0379886 B2 JP H0379886B2 JP 20066985 A JP20066985 A JP 20066985A JP 20066985 A JP20066985 A JP 20066985A JP H0379886 B2 JPH0379886 B2 JP H0379886B2
- Authority
- JP
- Japan
- Prior art keywords
- input signal
- signal line
- product term
- line
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 4
- 230000005669 field effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000003491 array Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20066985A JPS6261424A (ja) | 1985-09-12 | 1985-09-12 | 半導体論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20066985A JPS6261424A (ja) | 1985-09-12 | 1985-09-12 | 半導体論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6261424A JPS6261424A (ja) | 1987-03-18 |
JPH0379886B2 true JPH0379886B2 (enrdf_load_stackoverflow) | 1991-12-20 |
Family
ID=16428263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20066985A Granted JPS6261424A (ja) | 1985-09-12 | 1985-09-12 | 半導体論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6261424A (enrdf_load_stackoverflow) |
-
1985
- 1985-09-12 JP JP20066985A patent/JPS6261424A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6261424A (ja) | 1987-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4697105A (en) | CMOS programmable logic array | |
JPH0241211B2 (enrdf_load_stackoverflow) | ||
US6661274B1 (en) | Level converter circuit | |
US3909627A (en) | Two-phase dynamic logic circuit | |
US5309043A (en) | Compound logic circuit having NAND and NOR gate outputs and two transistors connected within both gate circuits | |
JPH0379886B2 (enrdf_load_stackoverflow) | ||
US4631425A (en) | Logic gate circuit having P- and N- channel transistors coupled in parallel | |
US6552566B2 (en) | Logic array circuits using silicon-on-insulator logic | |
US4902918A (en) | Programmable logic arrays with each array column divided into a plurality of series connections of FETs | |
JPH0372717A (ja) | カスコード電圧スイツチ型論理回路ツリー | |
US4525851A (en) | Frequency generator circuit | |
JPS5922435A (ja) | ラツチ回路 | |
JP2780255B2 (ja) | デコーダ回路 | |
JP2743670B2 (ja) | 論理回路 | |
US6369609B1 (en) | Degenerate network for PLD and plane | |
JP3128661B2 (ja) | 高分解能タイミング調整回路 | |
US5389836A (en) | Branch isolation circuit for cascode voltage switch logic | |
JPH05191239A (ja) | マルチプレクサ回路 | |
JPS61212118A (ja) | 一致検出回路 | |
JPH0897710A (ja) | プログラマブル2線2相方式論理アレイ | |
JPH1098374A (ja) | 3入力エクスクルシーブオアゲート | |
JP3073064B2 (ja) | 多入力論理回路及び半導体メモリ | |
JPH04213919A (ja) | 半導体集積回路 | |
JPS62231521A (ja) | 半導体集積回路 | |
JPS61262323A (ja) | デコ−ダ回路 |