JPH0376506B2 - - Google Patents
Info
- Publication number
- JPH0376506B2 JPH0376506B2 JP59252928A JP25292884A JPH0376506B2 JP H0376506 B2 JPH0376506 B2 JP H0376506B2 JP 59252928 A JP59252928 A JP 59252928A JP 25292884 A JP25292884 A JP 25292884A JP H0376506 B2 JPH0376506 B2 JP H0376506B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- bit
- error
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59252928A JPS61131147A (ja) | 1984-11-30 | 1984-11-30 | 記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59252928A JPS61131147A (ja) | 1984-11-30 | 1984-11-30 | 記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61131147A JPS61131147A (ja) | 1986-06-18 |
| JPH0376506B2 true JPH0376506B2 (enExample) | 1991-12-05 |
Family
ID=17244117
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59252928A Granted JPS61131147A (ja) | 1984-11-30 | 1984-11-30 | 記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61131147A (enExample) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5619598A (en) * | 1979-07-25 | 1981-02-24 | Fujitsu Ltd | Memory error control unit |
| JPS5693190A (en) * | 1979-12-25 | 1981-07-28 | Fujitsu Ltd | Buffer memory control system |
-
1984
- 1984-11-30 JP JP59252928A patent/JPS61131147A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61131147A (ja) | 1986-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5267242A (en) | Method and apparatus for substituting spare memory chip for malfunctioning memory chip with scrubbing | |
| US6754858B2 (en) | SDRAM address error detection method and apparatus | |
| TW556203B (en) | Semiconductor memory device having ECC type error recovery circuit | |
| EP0139124A2 (en) | Apparatus and method for automatically correcting a double bit hard error within a memory of a computer system and ensuring that said error will never re-occur | |
| JPH04245558A (ja) | エラー回復処理方法及び装置 | |
| JPH0417535B2 (enExample) | ||
| WO2017011255A1 (en) | Dynamic enabling of redundant memory cells during operating life | |
| US7076686B2 (en) | Hot swapping memory method and system | |
| JPH03248251A (ja) | 情報処理装置 | |
| JP4349532B2 (ja) | メモリ制御装置、メモリ制御方法、情報処理システム、そのプログラム及び記憶媒体 | |
| TWI289851B (en) | Semiconductor memory and method of correcting errors for the same | |
| JP3970336B2 (ja) | メモリセルを有する装置およびメモリセルの機能検査のための方法 | |
| JP2004521430A (ja) | メモリエラー処理のための方法及び回路装置 | |
| JP2001290710A (ja) | データエラー検出装置 | |
| JPH0376506B2 (enExample) | ||
| JPH05216771A (ja) | データ処理装置内の重要データの回復可能性を保証する方法と装置 | |
| JPS63279347A (ja) | メモリ装置 | |
| JPH02146200A (ja) | 電気的に消去可能なプログラマブルロム装置 | |
| JPS62299000A (ja) | 半導体メモリ | |
| US20080052598A1 (en) | Memory multi-bit error correction and hot replace without mirroring | |
| JPS6356751A (ja) | メモリパトロ−ル制御方式 | |
| JP3045532B2 (ja) | メモリ装置 | |
| JPS6327940A (ja) | 記憶制御装置 | |
| JPS6134648A (ja) | 記憶装置 | |
| JPH04115338A (ja) | 交替メモリ方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |