JPH0376057B2 - - Google Patents

Info

Publication number
JPH0376057B2
JPH0376057B2 JP57193004A JP19300482A JPH0376057B2 JP H0376057 B2 JPH0376057 B2 JP H0376057B2 JP 57193004 A JP57193004 A JP 57193004A JP 19300482 A JP19300482 A JP 19300482A JP H0376057 B2 JPH0376057 B2 JP H0376057B2
Authority
JP
Japan
Prior art keywords
pulse
sampling
sampling pulse
input signal
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57193004A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5981942A (ja
Inventor
Tatsuya Kimura
Taisuke Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57193004A priority Critical patent/JPS5981942A/ja
Publication of JPS5981942A publication Critical patent/JPS5981942A/ja
Publication of JPH0376057B2 publication Critical patent/JPH0376057B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57193004A 1982-11-02 1982-11-02 ビツト同期装置 Granted JPS5981942A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57193004A JPS5981942A (ja) 1982-11-02 1982-11-02 ビツト同期装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57193004A JPS5981942A (ja) 1982-11-02 1982-11-02 ビツト同期装置

Publications (2)

Publication Number Publication Date
JPS5981942A JPS5981942A (ja) 1984-05-11
JPH0376057B2 true JPH0376057B2 (enrdf_load_stackoverflow) 1991-12-04

Family

ID=16300603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57193004A Granted JPS5981942A (ja) 1982-11-02 1982-11-02 ビツト同期装置

Country Status (1)

Country Link
JP (1) JPS5981942A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040017957A (ko) 2002-08-23 2004-03-02 엘지전자 주식회사 열교환기의 응축수 배출장치

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS558103A (en) * 1978-07-03 1980-01-21 Ricoh Co Ltd Reproducing system of timing information

Also Published As

Publication number Publication date
JPS5981942A (ja) 1984-05-11

Similar Documents

Publication Publication Date Title
US5004933A (en) Phase-selectable flip-flop
US4105979A (en) Clock regenerator comprising a frequency divider controlled by an up-down counter
US4393301A (en) Serial-to-parallel converter
US6016283A (en) Multiple data rate synchronous DRAM for enhancing data transfer speed
EP0131233B1 (en) High-speed programmable timing generator
JPH0736515B2 (ja) 位相比較器
US4166249A (en) Digital frequency-lock circuit
US6628660B1 (en) Finite state machine with associated memory
US5305277A (en) Data processing apparatus having address decoder supporting wide range of operational frequencies
JPH0376057B2 (enrdf_load_stackoverflow)
US4653074A (en) Bit sync generator
JPH05315898A (ja) トリガ同期回路
KR100305027B1 (ko) 지연장치
KR100284990B1 (ko) 1/4 싸이클 증가의 스트레치 클럭을 발생하기 위한 회로 및 방법
JP3227737B2 (ja) Ｐｌｌ回路
JP2003303030A (ja) クロック制御回路
US20040096025A1 (en) Method and system for a programmable diphase digital phase lock loop
KR920004439Y1 (ko) 데이타 변환회로
JP2806151B2 (ja) フレーム相関装置
JPS62200836A (ja) デ−タ取り込み回路
JPH06163827A (ja) 半導体集積回路
JPH0124992Y2 (enrdf_load_stackoverflow)
JPH05268020A (ja) クロック切換回路
JPH0450657Y2 (enrdf_load_stackoverflow)
US20020184468A1 (en) High speed address sequencer