JPH0373959B2 - - Google Patents
Info
- Publication number
- JPH0373959B2 JPH0373959B2 JP57226301A JP22630182A JPH0373959B2 JP H0373959 B2 JPH0373959 B2 JP H0373959B2 JP 57226301 A JP57226301 A JP 57226301A JP 22630182 A JP22630182 A JP 22630182A JP H0373959 B2 JPH0373959 B2 JP H0373959B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- mosfet
- fuse means
- address
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/781—Masking faults in memories by using spares or by reconfiguring using programmable devices combined in a redundant decoder
Landscapes
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57226301A JPS59117794A (ja) | 1982-12-24 | 1982-12-24 | ダイナミック型ram |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57226301A JPS59117794A (ja) | 1982-12-24 | 1982-12-24 | ダイナミック型ram |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59117794A JPS59117794A (ja) | 1984-07-07 |
| JPH0373959B2 true JPH0373959B2 (enrdf_load_stackoverflow) | 1991-11-25 |
Family
ID=16843061
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57226301A Granted JPS59117794A (ja) | 1982-12-24 | 1982-12-24 | ダイナミック型ram |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59117794A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2576132B1 (fr) * | 1985-01-15 | 1990-06-29 | Eurotechnique Sa | Memoire en circuit integre |
| JPH0766660B2 (ja) * | 1985-03-25 | 1995-07-19 | 株式会社日立製作所 | ダイナミツク型ram |
| KR940008147B1 (ko) * | 1991-11-25 | 1994-09-03 | 삼성전자 주식회사 | 저전력 데이타 리텐션 기능을 가지는 반도체 메모리장치 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4346459A (en) * | 1980-06-30 | 1982-08-24 | Inmos Corporation | Redundancy scheme for an MOS memory |
| JPS58108099A (ja) * | 1981-12-07 | 1983-06-28 | Fujitsu Ltd | ヒユ−ズ切断回路 |
| JPS58175194A (ja) * | 1982-04-05 | 1983-10-14 | Toshiba Corp | 半導体集積回路装置 |
-
1982
- 1982-12-24 JP JP57226301A patent/JPS59117794A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59117794A (ja) | 1984-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5325334A (en) | Column redundancy circuit for a semiconductor memory device | |
| US6282141B1 (en) | Semiconductor memory device and memory system | |
| US6384674B2 (en) | Semiconductor device having hierarchical power supply line structure improved in operating speed | |
| US5751627A (en) | Memory cell that can store data nonvolatily using a ferroelectric capacitor, and a semiconductor memory device including such a memory cell | |
| US5485424A (en) | Semiconductor memory and redundant-address writing method | |
| EP0142127A2 (en) | Redundancy circuit for a semiconductor memory device | |
| JPH0969300A (ja) | 半導体記憶装置 | |
| US4587639A (en) | Static semiconductor memory device incorporating redundancy memory cells | |
| US5844298A (en) | Method and apparatus for programming anti-fuses | |
| EP0881571B1 (en) | Semiconductor memory device with redundancy | |
| US5703816A (en) | Failed memory cell repair circuit of semiconductor memory | |
| US7436729B2 (en) | Fuse circuit and semiconductor device using fuse circuit thereof | |
| US4987560A (en) | Semiconductor memory device | |
| US6094388A (en) | Methods of identifying defects in an array of memory cells and related integrated circuitry | |
| US5568436A (en) | Semiconductor device and method of screening the same | |
| US5285419A (en) | Read/write memory with improved test mode data compare | |
| US6078534A (en) | Semiconductor memory having redundancy circuit | |
| JP2760326B2 (ja) | 半導体記憶装置 | |
| JP2001067893A (ja) | 電気フューズ素子を備えた半導体集積回路装置 | |
| US6366509B2 (en) | Method and apparatus for repairing defective columns of memory cells | |
| US6812532B2 (en) | Semiconductor device with address programming circuit | |
| EP0329182A2 (en) | Decoder buffer circuit incorporated in semiconductor memory device | |
| JPH0373959B2 (enrdf_load_stackoverflow) | ||
| US4833654A (en) | Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM | |
| US4802126A (en) | Semiconductor memory device |