JPH036651B2 - - Google Patents
Info
- Publication number
- JPH036651B2 JPH036651B2 JP24187384A JP24187384A JPH036651B2 JP H036651 B2 JPH036651 B2 JP H036651B2 JP 24187384 A JP24187384 A JP 24187384A JP 24187384 A JP24187384 A JP 24187384A JP H036651 B2 JPH036651 B2 JP H036651B2
- Authority
- JP
- Japan
- Prior art keywords
- bromine
- resist
- stencil
- gas
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 claims description 21
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 claims description 21
- 229910052794 bromium Inorganic materials 0.000 claims description 21
- 238000000034 method Methods 0.000 claims description 21
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 229920002120 photoresistant polymer Polymers 0.000 claims description 8
- QTWJRLJHJPIABL-UHFFFAOYSA-N 2-methylphenol;3-methylphenol;4-methylphenol Chemical compound CC1=CC=C(O)C=C1.CC1=CC=CC(O)=C1.CC1=CC=CC=C1O QTWJRLJHJPIABL-UHFFFAOYSA-N 0.000 claims description 4
- 229930003836 cresol Natural products 0.000 claims description 4
- 150000002148 esters Chemical class 0.000 claims description 4
- 229920003986 novolac Polymers 0.000 claims description 4
- LSNNMFCWUKXFEE-UHFFFAOYSA-M Bisulfite Chemical compound OS([O-])=O LSNNMFCWUKXFEE-UHFFFAOYSA-M 0.000 claims description 3
- QVEIBLDXZNGPHR-UHFFFAOYSA-N naphthalene-1,4-dione;diazide Chemical compound [N-]=[N+]=[N-].[N-]=[N+]=[N-].C1=CC=C2C(=O)C=CC(=O)C2=C1 QVEIBLDXZNGPHR-UHFFFAOYSA-N 0.000 claims description 3
- 239000000758 substrate Substances 0.000 claims description 3
- MODGUXHMLLXODK-UHFFFAOYSA-N [Br].CO Chemical compound [Br].CO MODGUXHMLLXODK-UHFFFAOYSA-N 0.000 claims 1
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 description 15
- 239000007789 gas Substances 0.000 description 14
- 239000010410 layer Substances 0.000 description 8
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 6
- 229910001873 dinitrogen Inorganic materials 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 238000000576 coating method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000002904 solvent Substances 0.000 description 4
- 235000012431 wafers Nutrition 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000007740 vapor deposition Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- MVPPADPHJFYWMZ-UHFFFAOYSA-N chlorobenzene Chemical compound ClC1=CC=CC=C1 MVPPADPHJFYWMZ-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
- Drying Of Semiconductors (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Description
【発明の詳細な説明】
産業上の利用分野
本発明はフオトレジスト膜を用いたリフトオフ
用レジストステンシルの製造方法に関する。DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a method for manufacturing a lift-off resist stencil using a photoresist film.
従来技術および発明が解決しようとする問題点
電子デバイスの集積化に伴い、電極形成や電極
配線には精密なリフトオフ技術が要求されるよう
になつてきた。リフトオフ技術を参考第1a〜1
d図をもとに説明すると、最初に参考第1a図に
示すように、基材例えば、半導体ウエハ1上に樹
脂層2を形成する。次いで、所望のパターン形状
に樹脂層2をエツチングすることにより参考第1
b図の如きリフトオフ用レジストステンシルを得
る。レジストステンシル上に金属層3を蒸着また
はスパツタ等により参考第1c図の如く被着す
る。次に、樹脂層3を溶剤等により除去すると、
参考第1d図に示すように、半導体ウエハ上に金
属配線を形成する。リフトオフの確実性は、スレ
ンシル形成の良否にかかつている。Prior Art and Problems to be Solved by the Invention With the increasing integration of electronic devices, precise lift-off technology has become required for electrode formation and electrode wiring. Refer to lift-off technology 1a-1
First, as shown in FIG. 1a, a resin layer 2 is formed on a base material, for example, a semiconductor wafer 1. Next, by etching the resin layer 2 into a desired pattern shape, the reference No. 1
A resist stencil for lift-off as shown in Fig. b is obtained. A metal layer 3 is deposited on the resist stencil by vapor deposition or sputtering as shown in FIG. 1c. Next, when the resin layer 3 is removed using a solvent or the like,
As shown in Reference FIG. 1d, metal wiring is formed on a semiconductor wafer. The reliability of lift-off depends on the quality of Slencil formation.
これまでに使われているステンシル形成法は、
次の4つの方法に大別される。それらは(1)2重レ
ジスト法、(2)金属膜/レジスト複合膜法、(3)スペ
ーサ法、(4)単一塗布区である。(1)〜(3)の方法は、
いずれも異種の2種類の膜を重ね合わせるもので
あり、個別の膜エツチングを施こすことで、オー
バーハング形ステンシルを得ている。 The stencil formation methods used so far are
It is roughly divided into the following four methods. These are (1) double resist method, (2) metal film/resist composite film method, (3) spacer method, and (4) single coating method. Methods (1) to (3) are
In both cases, two different types of films are superimposed, and an overhang-shaped stencil is obtained by individually etching the films.
オーバーハング形ステンシルは、第1図に示す
断面を有するステンシルのことをいう。通常、金
属の蒸着は参考第1c図に示す模式図の如く起こ
らず、樹脂層2のエツチング側面4にも起こり、
単なる樹脂層2の除去により参考第1d図の如き
完全な配線を形成できない。一方、オーバーハン
グ形にステンシルを形成すると、樹脂層2のエツ
チング側面にまで金属蒸着が行なわれず、理想的
な配線が得られる。従つて、(1)から(3)の方法によ
るステンシルは品質がよいが、反面2種類の膜を
作製することや、2回にわたる異なつたエツチン
グ工程を必要とするなど、工程が複雑化する大き
な欠点を有している。 An overhang stencil refers to a stencil having the cross section shown in FIG. Usually, metal vapor deposition does not occur as shown in the schematic diagram shown in reference FIG. 1c, but also occurs on the etched side surface 4 of the resin layer 2.
By simply removing the resin layer 2, complete wiring as shown in FIG. 1d cannot be formed. On the other hand, when the stencil is formed in an overhanging shape, metal vapor deposition is not performed on the etched side surfaces of the resin layer 2, and ideal wiring can be obtained. Therefore, the stencils produced by methods (1) to (3) are of good quality, but on the other hand, they require the production of two types of films and two different etching processes, which complicate the process and cause major problems. It has drawbacks.
(4)の方法は、名称に印されているとおり単一塗
布膜を利用できる点で、(1)〜(3)の欠点を改善して
いる。しかしながら、(4)の方法は、オーバーハン
グ形のレジストステンシルを形成することが難し
い。従つて、一般にはレジストを塗布後、特定溶
媒(例えば、クロロベンゼン)にレジスト膜を接
触することにより表層部のみを現象液に難溶化さ
せて、オーバーハング形のものを形成する。しか
し、この方法では溶媒に長い時間浸漬しなければ
効果が達成されず、しかも、ウエツト工程である
ために工程が複雑化する。 As indicated in the name, method (4) improves the drawbacks of (1) to (3) in that a single coating film can be used. However, with method (4), it is difficult to form an overhanging resist stencil. Therefore, generally, after coating the resist, the resist film is brought into contact with a specific solvent (for example, chlorobenzene) to make only the surface layer hardly soluble in the phenomenon liquid, thereby forming an overhang-shaped resist film. However, this method requires immersion in a solvent for a long time to achieve the desired effect, and furthermore, the process is complicated because it is a wet process.
発明の目的
本発明は単一塗布膜法によりオーバーハング形
レジストステンシルを容易に製造する方法を提供
する。OBJECTS OF THE INVENTION The present invention provides a method for easily manufacturing overhang resist stencils by a single coat method.
発明の構成
本発明は基材上にクレゾールノボラツク樹脂と
ナフトキノンジアジドスルホン酸のエステルから
成るポジ形フオトレジストを塗布してフオトレジ
スト膜を形成し、該膜の露光前または露光後に臭
素含有ガスと接触することを特徴とするレジスト
ステンシルの製法を提供する。Structure of the Invention The present invention involves coating a substrate with a positive photoresist consisting of a cresol novolac resin and an ester of naphthoquinonediazide sulfonic acid to form a photoresist film, and exposing the film to a bromine-containing gas before or after exposure. Provided is a method for producing a resist stencil characterized by contact.
本発明では、クレゾールノボラツク樹脂とナフ
トキトンジアジドフオン酸のエステルから成るポ
ジ形レジスト膜が臭素ガスに対して強い反応をお
こし、容易に現像液に難溶化する性質を見出し
た。 In the present invention, it has been discovered that a positive resist film composed of a cresol novolac resin and an ester of naphthochitone diazidophonic acid has the property of causing a strong reaction to bromine gas and easily becoming poorly soluble in a developer.
本発明に用いる基材の代表例としては、半導体
ウエハ、例えば、シリコン、ガリウムヒ素、イン
ジウムリン等のウエハが挙げられる。この基材は
使用目的に応じて、種々なものが用いられ、上記
例に限定されない。 Representative examples of the base material used in the present invention include semiconductor wafers, such as silicon, gallium arsenide, indium phosphide, and the like wafers. Various types of base materials can be used depending on the purpose of use, and the base material is not limited to the above examples.
本発明ではクレゾールノボラツク樹脂とナフト
キノンジアジドスルホン酸のエステルから成るポ
ジ形フオトレジストを用いる。このレジストは露
光によつて現象液に可溶性となる光分解型の感光
剤を含むもので、ポジフイルムから焼付けること
によりポジ画像が得られる。そのようなレジスト
としては、例えば、シプレー社製AZ−1350が市
販されている。フオトレジストは常套の方法、例
えばハケ塗り、スピンコート等の方法により基材
に塗布される。 The present invention uses a positive photoresist comprising a cresol novolac resin and an ester of naphthoquinonediazide sulfonic acid. This resist contains a photodegradable photosensitive agent that becomes soluble in the developing solution upon exposure, and a positive image can be obtained by printing from a positive film. As such a resist, for example, AZ-1350 manufactured by Shipley is commercially available. The photoresist is applied to the substrate by conventional methods, such as brushing, spin coating, and the like.
上記フオトレジスト膜はポジ形フイルムを用い
て露光されるが、露光前または露光後に臭素含有
ガスと接触する。臭素含有ガスとしては不活性ガ
ス希釈臭素ガス、気化メタノールガスが挙げられ
る。好ましくは、気化メタノールガスである。臭
素含有ガスの臭素濃度、接触時間および臭素含有
ガスの流量は得られるレジストステンシルの用
途、庇の長さl等により適宜変化する。例えばシ
プレー社製AZ−1350を1.5μmの厚さに塗布した
場合、窒素ガス100c.c./分の流量で、臭素/メチ
ルアルコール混液を用いた場合、40〜50秒の短い
時間で臭素ガス接触した後、シプレー社製の現象
液(MF−314)で2分間現象すると、0.4μmの庇
が得られる。 The above-mentioned photoresist film is exposed using a positive film, and is contacted with a bromine-containing gas before or after exposure. Examples of the bromine-containing gas include inert gas diluted bromine gas and vaporized methanol gas. Preferably, it is vaporized methanol gas. The bromine concentration of the bromine-containing gas, the contact time, and the flow rate of the bromine-containing gas vary as appropriate depending on the use of the resulting resist stencil, the length l of the eaves, and the like. For example, when AZ-1350 manufactured by Shipley Co., Ltd. is applied to a thickness of 1.5 μm, if a bromine/methyl alcohol mixture is used at a nitrogen gas flow rate of 100 c.c./min, the bromine gas will be removed in a short time of 40 to 50 seconds. After contact, a phenomenon is carried out for 2 minutes using a phenomenon liquid (MF-314 manufactured by Shipley) to obtain an eave of 0.4 μm.
臭素ガス接触した基材は、必要により露光後、
溶剤により洗浄され、レジスト層の露光部分が洗
浄除去される。一方、非露光部分は洗浄されずに
残り、レジストステンシルが得られる。特に、本
発明では臭素の作用により、非露光部分の表層部
が十分固化、難溶化し、ステシルの端部形状の乱
れもなく優れたものが得られる。 The base material that has been in contact with bromine gas may be exposed to light if necessary.
The exposed portions of the resist layer are washed away with a solvent. On the other hand, the unexposed areas remain uncleaned and a resist stencil is obtained. In particular, in the present invention, due to the action of bromine, the surface layer portion of the non-exposed portion is sufficiently solidified and made difficult to dissolve, and an excellent stencil with no disturbance in the end shape can be obtained.
本発明を図面により詳細に説明する。第1図は
本発明方法により得られたレジストステンシルの
模式的断面図を示す。第2図は本発明方法に用い
た装置の概略図を示す。 The present invention will be explained in detail with reference to the drawings. FIG. 1 shows a schematic cross-sectional view of a resist stencil obtained by the method of the present invention. FIG. 2 shows a schematic diagram of the apparatus used in the method of the invention.
第2図において、1は窒素ガスボンベを表わ
し、窒素ガスをガラス製バブラー4内の臭素/メ
チルコール混液5中に導き、この圧力により試料
ホルダー6上のレジストを塗布した半導体試料7
に臭素含有ガスを送る。窒素ガスの流量は流量コ
ントローラー2により調節される。3はガスフロ
ー切換コツクを表わす。上記装置により1.5μmの
厚さにシプレー社製AZ−1350を塗布した試料に
露光前に窒素ガスを100c.c./分および50c.c./分で
接触させた後露光し、シプレー社の現像液MF−
314に対し容量比で1/3の水を加えた液で21℃で2
分間現像した場合の庇の長さlと臭素接触時間と
の関係を第3図に示す。尚、露光後に臭素接触を
しても全く同じ結果が得られた。 In FIG. 2, 1 represents a nitrogen gas cylinder, and nitrogen gas is introduced into a bromine/methyl alcohol mixture 5 in a glass bubbler 4, and this pressure is applied to a semiconductor sample 7 coated with resist on a sample holder 6.
sends bromine-containing gas to. The flow rate of nitrogen gas is regulated by a flow controller 2. 3 represents a gas flow switching point. Using the above apparatus, a sample coated with Shipley's AZ-1350 to a thickness of 1.5 μm was exposed to nitrogen gas at 100 c.c./min and 50 c.c./min before exposure. Developer MF-
314 and 1/3 water by volume at 21℃.
FIG. 3 shows the relationship between the length l of the eaves and the bromine contact time when developing for a minute. The same results were obtained even if the film was exposed to bromine after exposure.
発明の効果
本発明製造方法によれば、十分庇のあるレジス
トステンシルが、短時間かつ乾燥工程で得られる
ので、工程が簡略化し、製造が極めて容易にな
る。Effects of the Invention According to the manufacturing method of the present invention, a resist stencil with sufficient eaves can be obtained in a short time and in a drying process, thereby simplifying the process and making manufacturing extremely easy.
図1はオーバーハングレジストステンシルの模
式的断面図で、図1のは何らかの化学反応を経
て、レジスト現像液に対して難溶解性のために形
成されたレジストステンシルの庇部を示し、は
化学反応を経ず、レジスト現像液に対して溶解性
の領域を示し、lはオーバーハングレジストステ
ンシルの庇の長さを示す。図2は本発明のレジス
トステンシル作成に用いた装置の概略図であり、
1は窒素ガスボンベ、2は流量コントロール、3
はガスフロー切換コツク、4はガラス製バブラ
ー、5は臭素/メチルアルコール混液、6は試料
ホルダー、7はレジストを塗布した半導体試料を
示す。また、図3は本発明の実施例において、臭
素に曝した時間と形成されたレジストステンシル
の庇の長さlの関係を示した図である。
Figure 1 is a schematic cross-sectional view of an overhang resist stencil. Figure 1 shows the eaves of the resist stencil, which is formed through some kind of chemical reaction because it is poorly soluble in a resist developer; indicates a region that is soluble in a resist developer without passing through, and l indicates the length of the eaves of the overhang resist stencil. FIG. 2 is a schematic diagram of the apparatus used to create the resist stencil of the present invention.
1 is nitrogen gas cylinder, 2 is flow rate control, 3
4 indicates a gas flow switching pot, 4 indicates a glass bubbler, 5 indicates a bromine/methyl alcohol mixture, 6 indicates a sample holder, and 7 indicates a semiconductor sample coated with resist. Further, FIG. 3 is a diagram showing the relationship between the exposure time to bromine and the length l of the eaves of the formed resist stencil in an example of the present invention.
Claims (1)
キノンジアジドスルホン酸のエステルから成るポ
ジ形フオトレジストを塗布してフオトレジスト膜
を形成し、該膜の露光前または露光後に臭素含有
ガスと接触することを特徴とするレジストステン
シルの製造方法。 2 臭素含有ガスが希釈臭素ガスあるいは気化メ
タノール臭素ガスである第1項記載の製造方法。[Scope of Claims] 1. A positive photoresist consisting of a cresol novolac resin and an ester of naphthoquinonediazide sulfonic acid is applied onto a substrate to form a photoresist film, and a bromine-containing gas is applied to the film before or after exposure. A method for producing a resist stencil, the method comprising contacting with a resist stencil. 2. The manufacturing method according to item 1, wherein the bromine-containing gas is diluted bromine gas or vaporized methanol bromine gas.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24187384A JPS61120423A (en) | 1984-11-15 | 1984-11-15 | Manufacture of resist stencil |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24187384A JPS61120423A (en) | 1984-11-15 | 1984-11-15 | Manufacture of resist stencil |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61120423A JPS61120423A (en) | 1986-06-07 |
JPH036651B2 true JPH036651B2 (en) | 1991-01-30 |
Family
ID=17080795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP24187384A Granted JPS61120423A (en) | 1984-11-15 | 1984-11-15 | Manufacture of resist stencil |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61120423A (en) |
-
1984
- 1984-11-15 JP JP24187384A patent/JPS61120423A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61120423A (en) | 1986-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6247297B2 (en) | ||
JPH035573B2 (en) | ||
US5017459A (en) | Lift-off process | |
JPH036651B2 (en) | ||
US6372414B1 (en) | Lift-off process for patterning fine metal lines | |
JPH0234856A (en) | Pattern forming method | |
JP2689431B2 (en) | Method for selectively forming silicon dioxide film | |
JPH03119720A (en) | Photoresist for lift-off processing use; formation of pattern of photoresist for lift-off processing use; lift-off | |
JPH08272107A (en) | Forming method for resist pattern | |
KR0148610B1 (en) | Patterning method for semiconductor device | |
JPS646449B2 (en) | ||
JPH0430134B2 (en) | ||
JPH11204414A (en) | Pattern formation method | |
KR960013140B1 (en) | Fabricating method of semiconductor device | |
JPS6034015A (en) | Pattern formation | |
JPS6247125A (en) | Manufacture of semiconductor device | |
JPH0224017B2 (en) | ||
JPH0458170B2 (en) | ||
JPS61267762A (en) | Production of photomask | |
JPS646448B2 (en) | ||
JPH0319696B2 (en) | ||
JPS61119062A (en) | Formation of metal wiring pattern | |
JPH0319697B2 (en) | ||
JPH01304457A (en) | Pattern forming method | |
JPS60207339A (en) | Pattern forming method |