JPH0356155U - - Google Patents

Info

Publication number
JPH0356155U
JPH0356155U JP11727089U JP11727089U JPH0356155U JP H0356155 U JPH0356155 U JP H0356155U JP 11727089 U JP11727089 U JP 11727089U JP 11727089 U JP11727089 U JP 11727089U JP H0356155 U JPH0356155 U JP H0356155U
Authority
JP
Japan
Prior art keywords
metal wiring
power supply
conductivity type
supply terminal
diffusion layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11727089U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11727089U priority Critical patent/JPH0356155U/ja
Publication of JPH0356155U publication Critical patent/JPH0356155U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の断面模式図、第2
図は第1図に示す実施例に形成されるコンデンサ
の等価回路図、第3図は従来の半導体装置の一例
の断面模式図、第4図は第3図に示す半導体装置
に形成されるコンデンサの等価回路図である。 1……N型シリコン基板、2……P型拡散層、
3,4……酸化膜、5,6……配線。
Figure 1 is a schematic cross-sectional view of one embodiment of the present invention;
The figure is an equivalent circuit diagram of a capacitor formed in the embodiment shown in Fig. 1, Fig. 3 is a schematic cross-sectional view of an example of a conventional semiconductor device, and Fig. 4 is a capacitor formed in the semiconductor device shown in Fig. 3. FIG. 1... N-type silicon substrate, 2... P-type diffusion layer,
3, 4... Oxide film, 5, 6... Wiring.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 半導体チツプに形成された一導電型拡散層の上
に絶縁膜を介して金属配線が設けられている半導
体装置において、前記一導電型拡散層と金属配線
との間の絶縁層内を通りかつ一端が前記半導体チ
ツプに設けられている最高電位電源端子または最
低電位電源端子に接続されていることを特徴とす
る半導体装置。
In a semiconductor device in which a metal wiring is provided on a diffusion layer of one conductivity type formed on a semiconductor chip via an insulating film, a metal wiring that passes through the insulating layer between the diffusion layer of one conductivity type and the metal wiring and has one end. is connected to a highest potential power supply terminal or a lowest potential power supply terminal provided on the semiconductor chip.
JP11727089U 1989-10-04 1989-10-04 Pending JPH0356155U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11727089U JPH0356155U (en) 1989-10-04 1989-10-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11727089U JPH0356155U (en) 1989-10-04 1989-10-04

Publications (1)

Publication Number Publication Date
JPH0356155U true JPH0356155U (en) 1991-05-30

Family

ID=31665491

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11727089U Pending JPH0356155U (en) 1989-10-04 1989-10-04

Country Status (1)

Country Link
JP (1) JPH0356155U (en)

Similar Documents

Publication Publication Date Title
JPH0356155U (en)
JPS61162066U (en)
JPH01130534U (en)
JPH01113366U (en)
JPH01104029U (en)
JPS6230359U (en)
JPS62122346U (en)
JPH0316328U (en)
JPS63131152U (en)
JPH0467356U (en)
JPH02102727U (en)
JPH0365258U (en)
JPH02137035U (en)
JPS6294631U (en)
JPS63127152U (en)
JPS60144255U (en) transistor
JPS64349U (en)
JPS5866654U (en) Glass packaging type semiconductor device
JPS63195757U (en)
JPH01112060U (en)
JPS6411557U (en)
JPH01165661U (en)
JPH0163147U (en)
JPS61102057U (en)
JPS6265834U (en)