JPH0351297B2 - - Google Patents

Info

Publication number
JPH0351297B2
JPH0351297B2 JP19816484A JP19816484A JPH0351297B2 JP H0351297 B2 JPH0351297 B2 JP H0351297B2 JP 19816484 A JP19816484 A JP 19816484A JP 19816484 A JP19816484 A JP 19816484A JP H0351297 B2 JPH0351297 B2 JP H0351297B2
Authority
JP
Japan
Prior art keywords
cap
electronic component
electronic components
present
electronic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP19816484A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61179557A (ja
Inventor
Kenro Kimata
Osamu Fujikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP59198164A priority Critical patent/JPS61179557A/ja
Publication of JPS61179557A publication Critical patent/JPS61179557A/ja
Publication of JPH0351297B2 publication Critical patent/JPH0351297B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00—Casings, cabinets or drawers for electric apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Wire Bonding (AREA)
JP59198164A 1984-09-20 1984-09-20 電子部品用キヤツプ Granted JPS61179557A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59198164A JPS61179557A (ja) 1984-09-20 1984-09-20 電子部品用キヤツプ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59198164A JPS61179557A (ja) 1984-09-20 1984-09-20 電子部品用キヤツプ

Publications (2)

Publication Number Publication Date
JPS61179557A JPS61179557A (ja) 1986-08-12
JPH0351297B2 true JPH0351297B2 (enExample) 1991-08-06

Family

ID=16386527

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59198164A Granted JPS61179557A (ja) 1984-09-20 1984-09-20 電子部品用キヤツプ

Country Status (1)

Country Link
JP (1) JPS61179557A (enExample)

Also Published As

Publication number Publication date
JPS61179557A (ja) 1986-08-12

Similar Documents

Publication Publication Date Title
US4750092A (en) Interconnection package suitable for electronic devices and methods for producing same
US5869889A (en) Thin power tape ball grid array package
US6649834B1 (en) Injection molded image sensor and a method for manufacturing the same
TW365035B (en) Semiconductor device package having a board, manufacturing method thereof and stack package using the same
JPH0351297B2 (enExample)
JPH02126685A (ja) 固体イメージセンサー
JPS617692A (ja) 導体ピンの固着方法および導体ピン固着のプリント配線板
JP2622862B2 (ja) リード付電子部品搭載用基板
KR100221562B1 (ko) 볼 그리드 어레이 반도체 패키지의 구조 및 그 제조 방법
JPS63213936A (ja) 混成集積回路装置の製造方法
JPH0334909Y2 (enExample)
JP3818219B2 (ja) 電子部品封入パッケージ並びにその製造方法
JPH01225196A (ja) 積層混成集積回路の製造方法
JPH01146376A (ja) チップｌｅｄ
JP2595803B2 (ja) 混成集積回路装置
JPS63114152A (ja) 混成集積回路
JPS6334281Y2 (enExample)
JP2541494B2 (ja) 半導体装置
JPH0142344Y2 (enExample)
JPS6239036A (ja) ハイブリツドｉｃ
JP2700257B2 (ja) 配線基板付きリードフレームとその製造方法
JPS61296743A (ja) チツプキヤリア
KR100641511B1 (ko) 고집적 반도체 패키지 및 그 제조 방법
JPH0456187A (ja) プリント配線板の製造方法
JPH02109356A (ja) 半導体装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term