JPH0350301B2 - - Google Patents
Info
- Publication number
- JPH0350301B2 JPH0350301B2 JP60268868A JP26886885A JPH0350301B2 JP H0350301 B2 JPH0350301 B2 JP H0350301B2 JP 60268868 A JP60268868 A JP 60268868A JP 26886885 A JP26886885 A JP 26886885A JP H0350301 B2 JPH0350301 B2 JP H0350301B2
- Authority
- JP
- Japan
- Prior art keywords
- block
- bank
- memory
- address
- msu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26886885A JPS62128342A (ja) | 1985-11-29 | 1985-11-29 | メモリアクセス制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26886885A JPS62128342A (ja) | 1985-11-29 | 1985-11-29 | メモリアクセス制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62128342A JPS62128342A (ja) | 1987-06-10 |
JPH0350301B2 true JPH0350301B2 (enrdf_load_stackoverflow) | 1991-08-01 |
Family
ID=17464377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP26886885A Granted JPS62128342A (ja) | 1985-11-29 | 1985-11-29 | メモリアクセス制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62128342A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5574876A (en) | 1992-09-18 | 1996-11-12 | Hitachi, Ltd. | Processor system using synchronous dynamic memory |
WO2002037284A2 (en) * | 2000-11-03 | 2002-05-10 | Broadcom Corporation | Pipelined multi-access memory apparatus and method |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5264838A (en) * | 1975-11-26 | 1977-05-28 | Toshiba Corp | Memory control system |
JPS57209569A (en) * | 1981-06-19 | 1982-12-22 | Fujitsu Ltd | Memory access device in vector processor system |
-
1985
- 1985-11-29 JP JP26886885A patent/JPS62128342A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62128342A (ja) | 1987-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4149242A (en) | Data interface apparatus for multiple sequential processors | |
US5263169A (en) | Bus arbitration and resource management for concurrent vector signal processor architecture | |
US5233701A (en) | System for managing interprocessor common memory | |
EP0881575A1 (en) | Multiport memory and data processor making access to it | |
US4347567A (en) | Computer system apparatus for improving access to memory by deferring write operations | |
CA2478570A1 (en) | Data processing apparatus and system and method for controlling memory access | |
JPH11203192A (ja) | 並列プロセッサおよび演算処理方法 | |
JPS63240664A (ja) | 高速処理計算機 | |
US5367701A (en) | Partitionable data processing system maintaining access to all main storage units after being partitioned | |
JPH0350301B2 (enrdf_load_stackoverflow) | ||
US6349370B1 (en) | Multiple bus shared memory parallel processor and processing method | |
JPH0341856B2 (enrdf_load_stackoverflow) | ||
JPH0358163A (ja) | 疎結合型マルチプロセッサシステム | |
JPH0330175B2 (enrdf_load_stackoverflow) | ||
JP3038257B2 (ja) | 電子計算機 | |
JPH0352097B2 (enrdf_load_stackoverflow) | ||
JP2643116B2 (ja) | 主記憶制御装置 | |
JPS6135581B2 (enrdf_load_stackoverflow) | ||
JPS6023384B2 (ja) | アレイ・プロセツサにおける内部メモリ制御方式 | |
JP2910108B2 (ja) | ベクトルデータバッファ装置 | |
JPS63236153A (ja) | 記憶装置 | |
US20060064553A9 (en) | Data processing apparatus and system and method for controlling memory access | |
JPH05324455A (ja) | マルチプロセッサとメモリとのバス結合方式 | |
KR19990071122A (ko) | 다중 프로세서 회로 | |
JP2731743B2 (ja) | 通信レジスタ付並列計算機 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |