JPH0350300B2 - - Google Patents

Info

Publication number
JPH0350300B2
JPH0350300B2 JP60173923A JP17392385A JPH0350300B2 JP H0350300 B2 JPH0350300 B2 JP H0350300B2 JP 60173923 A JP60173923 A JP 60173923A JP 17392385 A JP17392385 A JP 17392385A JP H0350300 B2 JPH0350300 B2 JP H0350300B2
Authority
JP
Japan
Prior art keywords
packet data
packet
data
address
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60173923A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6234253A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Soichi Myata
Satoshi Matsumoto
Hajime Asano
Masahisa Shimizu
Hiroki Miura
Kenji Shima
Nobufumi Komori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP17392385A priority Critical patent/JPS6234253A/ja
Publication of JPS6234253A publication Critical patent/JPS6234253A/ja
Publication of JPH0350300B2 publication Critical patent/JPH0350300B2/ja
Granted legal-status Critical Current

Links

JP17392385A 1985-08-06 1985-08-06 メモリアクセス制御装置 Granted JPS6234253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17392385A JPS6234253A (ja) 1985-08-06 1985-08-06 メモリアクセス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17392385A JPS6234253A (ja) 1985-08-06 1985-08-06 メモリアクセス制御装置

Publications (2)

Publication Number Publication Date
JPS6234253A JPS6234253A (ja) 1987-02-14
JPH0350300B2 true JPH0350300B2 (enrdf_load_stackoverflow) 1991-08-01

Family

ID=15969578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17392385A Granted JPS6234253A (ja) 1985-08-06 1985-08-06 メモリアクセス制御装置

Country Status (1)

Country Link
JP (1) JPS6234253A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07114076B2 (ja) * 1987-10-20 1995-12-06 シャープ株式会社 半導体記憶装置
JP3108421B2 (ja) * 1990-02-09 2000-11-13 シャープ株式会社 メモリアクセス装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6191740A (ja) * 1984-10-12 1986-05-09 Fujitsu Ltd メモリ・アクセス制御方式

Also Published As

Publication number Publication date
JPS6234253A (ja) 1987-02-14

Similar Documents

Publication Publication Date Title
US4873666A (en) Message FIFO buffer controller
US5097442A (en) Programmable depth first-in, first-out memory
US5088061A (en) Routing independent circuit components
US6249480B1 (en) Fully synchronous pipelined ram
US6018478A (en) Random access memory with separate row and column designation circuits for reading and writing
US4873667A (en) FIFO buffer controller
US4282572A (en) Multiprocessor memory access system
US4374410A (en) Data processing system
JPH03130983A (ja) パイプラインシリアルメモリ及びそのパイプラインの方法
JPS61267846A (ja) メモリを有する集積回路装置
US7093047B2 (en) Integrated circuit memory devices having clock signal arbitration circuits therein and methods of performing clock signal arbitration
US5301292A (en) Page mode comparator decode logic for variable size DRAM types and different interleave options
US5396460A (en) FIFO memory in which number of bits subject to each data read/write operation is changeable
US4575796A (en) Information processing unit
JPH0350300B2 (enrdf_load_stackoverflow)
US6510483B1 (en) Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports
US5515506A (en) Encoding and decoding of dual-ported RAM parity using one shared parity tree and within one clock cycle
WO1991007754A1 (en) Read-while-write-memory
JPS5941215B2 (ja) 主記憶装置書込み制御方式
JP3518705B2 (ja) Ｆｉｆｏメモリ管理装置
JPH01123342A (ja) メモリの書込保護回路
JPS58203696A (ja) メモリ回路
US5479165A (en) Two-dimensional coding apparatus
JPH0377545B2 (enrdf_load_stackoverflow)
KR920000401B1 (ko) 데이터 버퍼링회로

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees