JPH034514A - Manufacture of wafer - Google Patents

Manufacture of wafer

Info

Publication number
JPH034514A
JPH034514A JP13976189A JP13976189A JPH034514A JP H034514 A JPH034514 A JP H034514A JP 13976189 A JP13976189 A JP 13976189A JP 13976189 A JP13976189 A JP 13976189A JP H034514 A JPH034514 A JP H034514A
Authority
JP
Japan
Prior art keywords
oxide film
trench
film
single crystal
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13976189A
Other languages
Japanese (ja)
Inventor
Shin Itagaki
板垣 伸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Faurecia Clarion Electronics Co Ltd
Original Assignee
Clarion Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Clarion Co Ltd filed Critical Clarion Co Ltd
Priority to JP13976189A priority Critical patent/JPH034514A/en
Publication of JPH034514A publication Critical patent/JPH034514A/en
Pending legal-status Critical Current

Links

Landscapes

  • Recrystallisation Techniques (AREA)

Abstract

PURPOSE:To obtain a perfect SOI structure having a continuous insulating film by a method wherein a Si single crystal layer is grown on the insulator such as an oxide film, and both an anisotropic etching method and a lateral epitaxial growth method are utilized when a wafer of SOI structure is obtained. CONSTITUTION:A first oxide film 2 is coated on the surface of a Si substrate 1, an unnecessary part is removed by conducting selective etching, and a first aperture part 3 is formed. Then, an epitaxial layer 4 is grown on the whole surface using a lateral epitaxial method while the aperture part 3 is being filled up, the surface of the layer 4 is coated with a second oxide film 5, and a second aperture part 6 corresponding to the first aperture part 3 is perforated using a photolithographic technique. Subsequently, the layer 4 linking between the films 2 and 5 is removed by conducting an RIE method and the like using the remaining film 5 as a mask, and a trench 7 in a blank state is grown between the films 5 and also between the films 2. Then, utilizing the above- mentioned trench 7, a high dosage of ions consisting of oxygen is implanted into the substrate 1 utilizing the trench 7, an annealing treatment is conducted in an inert gas atmosphere, and after the isolated film 2 has been integrated by junction, the film 6 is removed.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、SOI構造を有するウェハの製造方法に関す
る。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for manufacturing a wafer having an SOI structure.

[従来の技術] 酸化膜等の絶縁体上にシリコン単結晶層を成長させたS
 OI (Silicon On In5ulator
)構造を有するウェハの製造方法が各種提案されている
。第2図(a)乃至(Q)はその−例として横方向エピ
タキシャル成長法を利用した製造方法を示すものである
。まず第2図(、)のように、シリコン単結晶基板(以
下単にシリコン基板と称する)1を用意し、酸化処理を
行なってその表面にシリコン酸化膜(以下単に酸化膜と
称する)2を形成する。次に第2図(b)のように、通
常のフォトリソグラフィ技術により酸化膜2を選択的に
エツチング除去して開口部3を形成して、シリコン基板
1を露出する。続いて第2図(c)のように、横方向エ
ピタキシャル成長法を行なってシリコン基板1から成長
したシリコン単結晶エピタキシャル層(以下単にエピタ
キシャル層と称する)4を形成する。すなわち横方向エ
ピタキシャル成長法を行なうことにより、シリコン基板
1を種として成長を開始したエピタキシャル層4は、開
口部3から上方に成長して最終的に酸化膜2を覆うよう
に横方向にも成長する。この場合酸化膜2の開口部3の
幅W及び間隔りを適当に設定して、横方向の酸化膜2上
にも単結晶が成長するようにエピタキシャル成長法の最
適条件を決める必要がある。これによってSOI構造を
有するウェハが得られる。
[Prior art] S in which a silicon single crystal layer is grown on an insulator such as an oxide film
OI (Silicon On In5ulator)
) Various methods for manufacturing wafers having this structure have been proposed. FIGS. 2(a) to 2(Q) show, as an example, a manufacturing method using lateral epitaxial growth. First, as shown in Fig. 2 (,), a silicon single crystal substrate (hereinafter simply referred to as a silicon substrate) 1 is prepared, and a silicon oxide film (hereinafter simply referred to as an oxide film) 2 is formed on its surface by oxidation treatment. do. Next, as shown in FIG. 2(b), the oxide film 2 is selectively etched away using a normal photolithography technique to form an opening 3 and expose the silicon substrate 1. Subsequently, as shown in FIG. 2(c), a lateral epitaxial growth method is performed to form a silicon single crystal epitaxial layer (hereinafter simply referred to as an epitaxial layer) 4 grown from the silicon substrate 1. That is, by performing the lateral epitaxial growth method, the epitaxial layer 4 that starts growing using the silicon substrate 1 as a seed grows upward from the opening 3 and eventually also grows laterally so as to cover the oxide film 2. . In this case, it is necessary to appropriately set the width W and spacing of the openings 3 in the oxide film 2, and to determine the optimum conditions for the epitaxial growth method so that the single crystal grows also on the oxide film 2 in the lateral direction. This results in a wafer having an SOI structure.

[発明が解決しようとする課題] ところで従来のウェハの製造方法では、酸化膜2の関口
部3が最後まで残っているので酸化膜2が不連続のSO
I構造しか得られないという問題がある。
[Problems to be Solved by the Invention] By the way, in the conventional wafer manufacturing method, since the barrier part 3 of the oxide film 2 remains until the end, the oxide film 2 becomes a discontinuous SO.
There is a problem that only the I structure can be obtained.

本発明は以上のような問題に対処してなされたもので、
連続した酸化膜を有するSOI構造を得ることができる
ウェハの製造方法を提供することを目的とするものであ
る。
The present invention has been made in response to the above-mentioned problems.
It is an object of the present invention to provide a method for manufacturing a wafer that can obtain an SOI structure having a continuous oxide film.

[課題を解決するための手段] 上記目的を達成するために本発明は、半導体単結晶基板
上に形成された第1の絶縁膜に第1の開口部を設け、第
1の横方向エピタキシャル成長法により上記半導体単結
晶基板と連続する半導体単結晶層な形成する第1の工程
と、上記半導体単結晶層上に第2の絶縁膜を形成し、こ
の第2の絶縁膜に上記第1の開口部に重なる第2の開口
部を設け、上記第2の絶縁膜をマスクとして上記半導体
単結晶を異方性エツチングしてトレンチを形成する第2
の工程と、上記第2の絶縁膜をマスクとして酸素をイオ
ン注入し上記第1の開口部に酸化膜を形成し、第2の横
方向エピタキシャル成長法により上記トレンチを半導体
単結晶層で埋める第3の工程と、を含むことを特徴とす
るものである。
[Means for Solving the Problems] In order to achieve the above object, the present invention provides a first opening in a first insulating film formed on a semiconductor single crystal substrate, and employs a first lateral epitaxial growth method. a first step of forming a semiconductor single crystal layer continuous with the semiconductor single crystal substrate; forming a second insulating film on the semiconductor single crystal layer; and forming the first opening in the second insulating film. a second opening overlapping the trench, and anisotropically etching the semiconductor single crystal using the second insulating film as a mask to form a trench.
and a third step of implanting oxygen ions using the second insulating film as a mask to form an oxide film in the first opening, and filling the trench with a semiconductor single crystal layer by a second lateral epitaxial growth method. It is characterized by including the steps of.

[作用] 第2の絶縁膜をマスクとして異方性エツチングを行なっ
て半導体単結晶層にトレンチを形成した後、基板を酸化
して酸化膜を形成することにより第1の絶縁膜を連続さ
せる0次にトレンチをエピタキシャル層によって埋める
ことによりSOI構造を完成する。これによって酸化膜
のような絶縁膜が連続したSOI構造を得ることができ
る。
[Operation] After forming a trench in the semiconductor single crystal layer by anisotropic etching using the second insulating film as a mask, the first insulating film is made continuous by oxidizing the substrate and forming an oxide film. The trench is then filled with an epitaxial layer to complete the SOI structure. This makes it possible to obtain an SOI structure in which an insulating film such as an oxide film is continuous.

[実施例] 以下図面を参照して本発明実施例を説明する。[Example] Embodiments of the present invention will be described below with reference to the drawings.

第1図(a)乃至(j)は本発明のウェハの製造方法の
実施例を示す工程図で、以下工程順に説明する。
FIGS. 1(a) to 1(j) are process diagrams showing an embodiment of the wafer manufacturing method of the present invention, and the steps will be explained below in order.

まず第1図(a)のように、シリコン基板1を用意し、
この表面に第1の酸化膜2を形成する。
First, as shown in FIG. 1(a), a silicon substrate 1 is prepared,
A first oxide film 2 is formed on this surface.

次に第1図(b)のように、第1の酸化膜2を選択的に
エツチング除去して第1の開口部3を形成する。続いて
第1図(c)のように、横方向エピタキシャル成長法に
よってエピタキシャル層4を形成する。なお以上の各工
程は従来と同じである。
Next, as shown in FIG. 1(b), the first oxide film 2 is selectively etched away to form a first opening 3. Subsequently, as shown in FIG. 1(c), an epitaxial layer 4 is formed by a lateral epitaxial growth method. Note that each of the above steps is the same as the conventional method.

次に第1図(d)のように、酸化処理を行なってエピタ
キシャル層4上に第2の酸化膜5を形成した後、第1図
(e)のように、フォトリングラフィ技術により第2の
酸化膜5を選択的にエツチング除去して第1の開口部3
に重なるように第2の開口部6を形成する。この場合第
2の開口部6の面積は第1の開口部3よりも少し大きく
設けて、位置合せのずれが生じないようにする。続いて
第1図(f)のように、第2の酸化膜5をマスクとして
RIE法等によってエピタキシャル層4を異方性エツチ
ングを行ない選択的に除去してトレンチ7を形成する。
Next, as shown in FIG. 1(d), after performing oxidation treatment to form a second oxide film 5 on the epitaxial layer 4, as shown in FIG. 1(e), a second oxide film 5 is formed using photolithography technology. The oxide film 5 is selectively etched away to form the first opening 3.
The second opening 6 is formed so as to overlap with the second opening 6. In this case, the area of the second opening 6 is made slightly larger than the first opening 3 to prevent misalignment. Subsequently, as shown in FIG. 1(f), using the second oxide film 5 as a mask, the epitaxial layer 4 is anisotropically etched and selectively removed by RIE or the like to form a trench 7.

この異方性エツチングは第1の開口部3を介してシリコ
ン基板1の表面が露出する深さまで行なう0次に第1図
(g)のように、第2の酸化膜5をマスクとしてトレン
チ7を介してシリコン基板1に酸素を傾斜角0度で高ド
ーズ量イオン注入した後、第1図(h)のように、高温
の不活性ガス雰囲気中でアニール処理することによりシ
リコン基板1表面を酸化して第1の開口部3を酸化膜2
で覆う、これによってシリコン基板1は全面にわたって
連続した第1の酸化膜2によって覆われる。このとき酸
素のイオン注入はシリコン基板1に対して傾斜角0度で
、つまり垂直に行なわれるためトレンチ7の側壁部には
酸素は注入されないので、この側壁部には酸化膜は形成
されない。
This anisotropic etching is performed to a depth where the surface of the silicon substrate 1 is exposed through the first opening 3. Next, as shown in FIG. 1(g), a trench 7 is etched using the second oxide film 5 as a mask. After high-dose ion implantation of oxygen into the silicon substrate 1 at an inclination angle of 0 degrees, the surface of the silicon substrate 1 is annealed in a high-temperature inert gas atmosphere, as shown in FIG. The oxide film 2 is oxidized to form the first opening 3.
As a result, the entire surface of the silicon substrate 1 is covered with a continuous first oxide film 2. At this time, since the oxygen ion implantation is performed at an inclination angle of 0 degrees to the silicon substrate 1, that is, perpendicularly, no oxygen is implanted into the side wall portion of the trench 7, so that no oxide film is formed on this side wall portion.

続いて第1図(i)のように、再度エビタキシャル成長
法を行なってトレンチ7をエピタキシャル層4で埋めた
後、第1図(j)のように、第2の酸化膜5をエツチン
グ除去してSOI構造を完成する。
Next, as shown in FIG. 1(i), the epitaxial growth method is performed again to fill the trench 7 with the epitaxial layer 4, and then, as shown in FIG. 1(j), the second oxide film 5 is removed by etching. to complete the SOI structure.

このような本実施例によれば、第1図(b)工程で第1
の開口部3を介して不連続に形成された第1の酸化膜2
は、第1図(g)工程で酸素をイオン注入したシリコン
基板1を第1図(h)工程でアニール処理することによ
って新たに形成した酸化膜によって連続化することがで
きる。
According to this embodiment, the first
The first oxide film 2 is discontinuously formed through the opening 3 of the
can be made continuous by a newly formed oxide film by annealing the silicon substrate 1 into which oxygen ions have been implanted in the step of FIG. 1(g) in the step of FIG. 1(h).

従って連続した酸化膜を有する完全なSOI構造を得る
ことができる。
Therefore, a complete SOI structure with a continuous oxide film can be obtained.

本文実施例ではシリコン基板を用いて酸化膜を形成した
例で説明したが、半導体単結晶基板及び絶縁膜であれば
それらに限らずに同様に適用することができる。
In this embodiment, an example in which an oxide film is formed using a silicon substrate has been described, but the present invention is not limited to a semiconductor single crystal substrate and an insulating film, and can be similarly applied.

[発明の効果] 以上述べたように本発明によれば、異方性エツチング及
び横方向エピタキシャル成長法を利用してSOI構造を
製造するようにしたので、絶縁膜が連続した完全なSO
I構造を得ることができる。
[Effects of the Invention] As described above, according to the present invention, an SOI structure is manufactured using anisotropic etching and lateral epitaxial growth, so that a complete SOI structure with a continuous insulating film can be manufactured.
I structure can be obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)乃至(j)は本発明のウェハの製造方法の
実施例を示す工程図、第2図(a)乃至(c)は従来例
を示す工程図である。 1・・・・・・・・・シリコン基板、2・・・・・・・
・・第1の酸化膜、3・・・・・・・・・第1の開口部
、4・・・・・・・・・エピタキシャル層、5・・・・
・・・・・第2の酸化膜、6・・・・・・・・・第2の
開口部、7・・・・・・・・・トレンチ。
FIGS. 1(a) to (j) are process diagrams showing an embodiment of the wafer manufacturing method of the present invention, and FIGS. 2(a) to (c) are process diagrams showing a conventional example. 1...Silicon substrate, 2...
...First oxide film, 3...First opening, 4...Epitaxial layer, 5...
. . . second oxide film, 6 . . . second opening, 7 . . . trench.

Claims (1)

【特許請求の範囲】 半導体単結晶基板上に形成された第1の絶縁膜に第1の
開口部を設け、第1の横方向エピタキシャル成長法によ
り上記半導体単結晶基板と連続する半導体単結晶層を形
成する第1の工程と、上記半導体単結晶層上に第2の絶
縁膜を形成し、この第2の絶縁膜に上記第1の開口部に
重なる第2の開口部を設け、上記第2の絶縁膜をマスク
として上記半導体単結晶を異方性エッチングしてトレン
チを形成する第2の工程と、 上記第2の絶縁膜をマスクとして酸素をイオン注入し上
記第1の開口部に酸化膜を形成し、第2の横方向エピタ
キシャル成長法により上記トレンチを半導体単結晶層で
埋める第3の工程と、を含むことを特徴とするウェハの
製造方法。
[Claims] A first opening is provided in a first insulating film formed on a semiconductor single crystal substrate, and a semiconductor single crystal layer continuous with the semiconductor single crystal substrate is formed by a first lateral epitaxial growth method. forming a second insulating film on the semiconductor single crystal layer, providing a second opening in the second insulating film that overlaps with the first opening; a second step of anisotropically etching the semiconductor single crystal using the insulating film as a mask to form a trench; and implanting oxygen ions using the second insulating film as a mask to form an oxide film in the first opening. and a third step of filling the trench with a semiconductor single crystal layer by a second lateral epitaxial growth method.
JP13976189A 1989-06-01 1989-06-01 Manufacture of wafer Pending JPH034514A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13976189A JPH034514A (en) 1989-06-01 1989-06-01 Manufacture of wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13976189A JPH034514A (en) 1989-06-01 1989-06-01 Manufacture of wafer

Publications (1)

Publication Number Publication Date
JPH034514A true JPH034514A (en) 1991-01-10

Family

ID=15252774

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13976189A Pending JPH034514A (en) 1989-06-01 1989-06-01 Manufacture of wafer

Country Status (1)

Country Link
JP (1) JPH034514A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61214424A (en) * 1985-03-19 1986-09-24 Ibiden Co Ltd Heat-resisting jig and its manufacture
JP2006210927A (en) * 2005-01-28 2006-08-10 Internatl Business Mach Corp <Ibm> Method of forming filled isolation region of semiconductor substrate, and semiconductor device having the filled isolation region
JP2007520891A (en) * 2004-02-04 2007-07-26 フリースケール セミコンダクター インコーポレイテッド Method for forming a semiconductor device with local SOI

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61214424A (en) * 1985-03-19 1986-09-24 Ibiden Co Ltd Heat-resisting jig and its manufacture
JPH0736381B2 (en) * 1985-03-19 1995-04-19 イビデン株式会社 Heat resistant jig and its manufacturing method
JP2007520891A (en) * 2004-02-04 2007-07-26 フリースケール セミコンダクター インコーポレイテッド Method for forming a semiconductor device with local SOI
JP2006210927A (en) * 2005-01-28 2006-08-10 Internatl Business Mach Corp <Ibm> Method of forming filled isolation region of semiconductor substrate, and semiconductor device having the filled isolation region

Similar Documents

Publication Publication Date Title
JPH0565058B2 (en)
JPH034514A (en) Manufacture of wafer
EP0293979A2 (en) Zero bird-beak oxide isolation scheme for integrated circuits
JPH098020A (en) Manufacture of semiconductor device
JP3062597B2 (en) Method for manufacturing semiconductor device
JPS58200554A (en) Manufacture of semiconductor device
JPH0684938A (en) Manufacture of semiconductor device
JPS61207076A (en) Manufacture of semiconductor device
JPH03156956A (en) Manufacture of semiconductor device
JPH0475349A (en) Manufacture of semiconductor device
JPH01253932A (en) Manufacture of semiconductor device
JP2762447B2 (en) Method for manufacturing semiconductor device
JPH0191433A (en) Semiconductor device and manufacture thereof
JPH0362947A (en) Semiconductor device and manufacture thereof
JPS63110746A (en) Method for forming device isolation region
JPH0212942A (en) Manufacture of semiconductor device
JPS59105367A (en) Manufacture of metal oxide semiconductor type transistor
JPS61177743A (en) Manufacture of semiconductor device
JP2000306833A (en) Method for manufacturing semiconductor device
JPH0738444B2 (en) Method for manufacturing vertical field effect transistor
JPS61268038A (en) Manufacture of semiconductor device
JPS643349B2 (en)
JPH02268440A (en) Manufacture of semiconductor device
JPS632349A (en) Manufacture of semiconductor device
JPH04309226A (en) Manufacture of semiconductor device