JPH0343732U - - Google Patents

Info

Publication number
JPH0343732U
JPH0343732U JP10468989U JP10468989U JPH0343732U JP H0343732 U JPH0343732 U JP H0343732U JP 10468989 U JP10468989 U JP 10468989U JP 10468989 U JP10468989 U JP 10468989U JP H0343732 U JPH0343732 U JP H0343732U
Authority
JP
Japan
Prior art keywords
metal substrate
semiconductor element
bonding pad
electrically connected
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10468989U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP10468989U priority Critical patent/JPH0343732U/ja
Publication of JPH0343732U publication Critical patent/JPH0343732U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Description

【図面の簡単な説明】
第1図は本考案による半導体素子の実装構造の
一実施例を示す断面図である。第2図は従来の半
導体素子の実装構造の一例を示す断面図である。 11……半導体素子、12……金属基板、13
……金属基材、15……導電パターン、15a…
…ボンデイングパツド、15b……電極、16…
…金線、17……導電性接着剤、18……金属ネ
ジ。

Claims (1)

    【実用新案登録請求の範囲】
  1. 金属基板上に該金属基板の導電層を利用して設
    けられたボンデイングパツドと、該ボンデイング
    パツド上にダイボンデイングされた半導体素子と
    、上記金属基板の表面に形成された導電パターン
    でなる電極とを具備しており、該電極と半導体素
    子がワイヤボンデイングされることにより電気的
    に接続され且つ上記ボンデイングパツドと上記金
    属基板の金属基材とが導電部材を介して電気的に
    接続されていることを特徴とする、半導体素子の
    実装構造。
JP10468989U 1989-09-06 1989-09-06 Pending JPH0343732U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10468989U JPH0343732U (ja) 1989-09-06 1989-09-06

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10468989U JPH0343732U (ja) 1989-09-06 1989-09-06

Publications (1)

Publication Number Publication Date
JPH0343732U true JPH0343732U (ja) 1991-04-24

Family

ID=31653476

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10468989U Pending JPH0343732U (ja) 1989-09-06 1989-09-06

Country Status (1)

Country Link
JP (1) JPH0343732U (ja)

Similar Documents

Publication Publication Date Title
JPH0343732U (ja)
JPH0242499U (ja)
JPS6120051U (ja) 半導体装置の外囲器
JPH02114943U (ja)
JPH0279047U (ja)
JPH0343733U (ja)
JPH0279046U (ja)
JPS62145337U (ja)
JPH0341948U (ja)
JPS6161833U (ja)
JPH01146559U (ja)
JPH038449U (ja)
JPS61140533U (ja)
JPH0262734U (ja)
JPS62199948U (ja)
JPH0229525U (ja)
JPH03120052U (ja)
JPS6230341U (ja)
JPS6310552U (ja)
JPH0273740U (ja)
JPS6310571U (ja)
JPH0260236U (ja)
JPS63172138U (ja)
JPH0270448U (ja)
JPH02114941U (ja)