JPH0343665B2 - - Google Patents

Info

Publication number
JPH0343665B2
JPH0343665B2 JP59034013A JP3401384A JPH0343665B2 JP H0343665 B2 JPH0343665 B2 JP H0343665B2 JP 59034013 A JP59034013 A JP 59034013A JP 3401384 A JP3401384 A JP 3401384A JP H0343665 B2 JPH0343665 B2 JP H0343665B2
Authority
JP
Japan
Prior art keywords
signal
coefficient
digital
analog
converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59034013A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60178584A (ja
Inventor
Junji Shida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dainippon Screen Manufacturing Co Ltd
Original Assignee
Dainippon Screen Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dainippon Screen Manufacturing Co Ltd filed Critical Dainippon Screen Manufacturing Co Ltd
Priority to JP3401384A priority Critical patent/JPS60178584A/ja
Priority to DE19853505989 priority patent/DE3505989A1/de
Publication of JPS60178584A publication Critical patent/JPS60178584A/ja
Publication of JPH0343665B2 publication Critical patent/JPH0343665B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06J—HYBRID COMPUTING ARRANGEMENTS
    • G06J1/00—Hybrid computing arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/14—Arrangements for performing computing operations, e.g. operational amplifiers for addition or subtraction 

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Automation & Control Theory (AREA)
  • Evolutionary Computation (AREA)
  • Fuzzy Systems (AREA)
  • Facsimile Image Signal Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
JP3401384A 1984-02-23 1984-02-23 デシタル入力デジタル出力積和平均化装置 Granted JPS60178584A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP3401384A JPS60178584A (ja) 1984-02-23 1984-02-23 デシタル入力デジタル出力積和平均化装置
DE19853505989 DE3505989A1 (de) 1984-02-23 1985-02-21 Verfahren und vorrichtung zum bilden der mittelwerte der summen von produkten

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3401384A JPS60178584A (ja) 1984-02-23 1984-02-23 デシタル入力デジタル出力積和平均化装置

Publications (2)

Publication Number Publication Date
JPS60178584A JPS60178584A (ja) 1985-09-12
JPH0343665B2 true JPH0343665B2 (enExample) 1991-07-03

Family

ID=12402526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3401384A Granted JPS60178584A (ja) 1984-02-23 1984-02-23 デシタル入力デジタル出力積和平均化装置

Country Status (2)

Country Link
JP (1) JPS60178584A (enExample)
DE (1) DE3505989A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2690777B2 (ja) * 1989-04-20 1997-12-17 富士写真フイルム株式会社 画像記録装置
GB0120186D0 (en) * 2001-08-17 2001-10-10 Toumaz Technology Ltd Integrated circuit
JP7586441B2 (ja) * 2020-02-26 2024-11-19 株式会社テックイデア 積和演算器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3139483C2 (de) * 1981-10-03 1985-06-13 Dr.-Ing. Rudolf Hell Gmbh, 2300 Kiel Verfahren und Schaltungsanordnung zur Kontraststeigerung
EP0095514B1 (de) * 1982-05-28 1985-10-16 DR.-ING. RUDOLF HELL GmbH Verfahren und Einrichtung zur Reproduktion eines Bildes mit gröberer Auflösung als bei der Bildabtastung

Also Published As

Publication number Publication date
JPS60178584A (ja) 1985-09-12
DE3505989A1 (de) 1985-09-05
DE3505989C2 (enExample) 1988-12-22

Similar Documents

Publication Publication Date Title
JPH01164125A (ja) Ｄ／ａ変換回路
JPS5949640A (ja) 乗算回路
JPH0713741A (ja) アルファ合成演算器
JPH0343665B2 (enExample)
JPH01269183A (ja) 空間フィルタ画像処理装置
US3636338A (en) Continuous function generation
JPH09325955A (ja) 二乗和の平方根演算回路
US5311454A (en) Digital multiplier-accumulator
Itô Note on A-groups
EP0494536B1 (en) Multiplying apparatus
JP3190826B2 (ja) 積和演算装置
SU1244797A1 (ru) Устройство дл вычислени позиционных характеристик модул рного кода
JPS6222178A (ja) ２つの複素数の乗算のための乗算器
JPS58181143A (ja) デイジタル乗算器
JP2659232B2 (ja) 高次元デジタルフィルタ
SU1515161A1 (ru) Устройство дл умножени
JP3697716B2 (ja) 行列データ乗算装置
SU1167626A1 (ru) Функциональный преобразователь
SU406207A1 (ru) Сумматор-интегратор
SU419906A1 (ru) Обратимый многоразрядный сумматор с умножением на постоянный коэффициент
JP2813513B2 (ja) データ変換回路
JPS6173492A (ja) 信号変換回路
GB2184269A (en) Integrated circuit multiplier
Lucioni Alternative method to magnitude truncation in wave digital filters
JPH0424728B2 (enExample)