JPH0341793B2 - - Google Patents
Info
- Publication number
- JPH0341793B2 JPH0341793B2 JP56189310A JP18931081A JPH0341793B2 JP H0341793 B2 JPH0341793 B2 JP H0341793B2 JP 56189310 A JP56189310 A JP 56189310A JP 18931081 A JP18931081 A JP 18931081A JP H0341793 B2 JPH0341793 B2 JP H0341793B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- terminal
- lsi
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56189310A JPS5892872A (ja) | 1981-11-27 | 1981-11-27 | 集積回路の試験方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56189310A JPS5892872A (ja) | 1981-11-27 | 1981-11-27 | 集積回路の試験方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5892872A JPS5892872A (ja) | 1983-06-02 |
| JPH0341793B2 true JPH0341793B2 (enExample) | 1991-06-25 |
Family
ID=16239201
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56189310A Granted JPS5892872A (ja) | 1981-11-27 | 1981-11-27 | 集積回路の試験方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5892872A (enExample) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5815742B2 (ja) * | 1979-02-28 | 1983-03-28 | 株式会社日立製作所 | 半導体集積回路の伝播遅延時間測定方法 |
-
1981
- 1981-11-27 JP JP56189310A patent/JPS5892872A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5892872A (ja) | 1983-06-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4621363A (en) | Testing and diagnostic device for digital computers | |
| US6081916A (en) | IC with test cells having separate data and test paths | |
| US5084874A (en) | Enhanced test circuit | |
| US3783254A (en) | Level sensitive logic system | |
| US5495487A (en) | Testing buffer/register | |
| US6898544B2 (en) | Instruction register and access port gated clock for scan cells | |
| JP2513904B2 (ja) | テスト容易化回路 | |
| JPS62220879A (ja) | 半導体装置 | |
| JPH0225155B2 (enExample) | ||
| JPS61128180A (ja) | 自己試験装置 | |
| JPS61272668A (ja) | システムlsi | |
| JPH0341793B2 (enExample) | ||
| EP0358371B1 (en) | Enhanced test circuit | |
| JP2002148310A (ja) | 試験アーキテクチャ | |
| US6973422B1 (en) | Method and apparatus for modeling and circuits with asynchronous behavior | |
| JP2000155153A (ja) | 半導体装置 | |
| JPS63135883A (ja) | 集積回路の試験回路 | |
| JPH0210178A (ja) | 論理回路 | |
| JPH0627774B2 (ja) | 故障シミュレーション方法 | |
| JPH0450783A (ja) | スキャンパスデータ戻し機能内蔵lsi | |
| JPH01248074A (ja) | 診断容易化回路を有するlsi | |
| JPS634211B2 (enExample) | ||
| JPS6327735B2 (enExample) | ||
| JPS6236318B2 (enExample) | ||
| JPS63135880A (ja) | 集積回路 |