JPH0339410B2 - - Google Patents
Info
- Publication number
- JPH0339410B2 JPH0339410B2 JP58163149A JP16314983A JPH0339410B2 JP H0339410 B2 JPH0339410 B2 JP H0339410B2 JP 58163149 A JP58163149 A JP 58163149A JP 16314983 A JP16314983 A JP 16314983A JP H0339410 B2 JPH0339410 B2 JP H0339410B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- input
- flip
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58163149A JPS6055719A (ja) | 1983-09-07 | 1983-09-07 | フリツプフロツプ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58163149A JPS6055719A (ja) | 1983-09-07 | 1983-09-07 | フリツプフロツプ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6055719A JPS6055719A (ja) | 1985-04-01 |
JPH0339410B2 true JPH0339410B2 (cs) | 1991-06-13 |
Family
ID=15768148
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58163149A Granted JPS6055719A (ja) | 1983-09-07 | 1983-09-07 | フリツプフロツプ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6055719A (cs) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5915529B2 (ja) * | 1977-01-26 | 1984-04-10 | 株式会社東芝 | 論理回路 |
JPS5542411U (cs) * | 1978-09-08 | 1980-03-19 |
-
1983
- 1983-09-07 JP JP58163149A patent/JPS6055719A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6055719A (ja) | 1985-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4628216A (en) | Merging of logic function circuits to ECL latch or flip-flop circuit | |
JP2718006B2 (ja) | 単一チップ形態適合可能論理アレイ | |
JP3553988B2 (ja) | 同期ディジタル論理回路 | |
US4560888A (en) | High-speed ECL synchronous logic circuit with an input logic circuit | |
US4754171A (en) | High speed low power emitter coupled logic circuit | |
US4160173A (en) | Logic circuit with two pairs of cross-coupled nand/nor gates | |
GB2076245A (en) | Emitter-coupled logic circuits | |
JPS5847092B2 (ja) | 論理回路 | |
JPH0339410B2 (cs) | ||
US4749885A (en) | Nonsaturating bipolar logic gate having a low number of components and low power dissipation | |
JPS644340B2 (cs) | ||
JPH0132531B2 (cs) | ||
JPH0834435B2 (ja) | マルチプレクサ | |
JPH0352688B2 (cs) | ||
JP2805928B2 (ja) | Eclゲートアレイ | |
JPH04249423A (ja) | マスタースライス型ecl回路 | |
JP2856171B2 (ja) | クロック分配回路 | |
JPS5811135B2 (ja) | 分周回路 | |
SU1166296A1 (ru) | Логический элемент | |
JPH0241867Y2 (cs) | ||
JPS648466B2 (cs) | ||
JP2553568B2 (ja) | 半導体集積装置 | |
JPS59169221A (ja) | フリツプフロツプ回路 | |
JPS5829656B2 (ja) | 論理回路 | |
JPS61287321A (ja) | 分周回路 |