JPH0335757B2 - - Google Patents
Info
- Publication number
- JPH0335757B2 JPH0335757B2 JP62064016A JP6401687A JPH0335757B2 JP H0335757 B2 JPH0335757 B2 JP H0335757B2 JP 62064016 A JP62064016 A JP 62064016A JP 6401687 A JP6401687 A JP 6401687A JP H0335757 B2 JPH0335757 B2 JP H0335757B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- sense
- gate
- input
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 210000004027 cell Anatomy 0.000 description 23
- 238000010586 diagram Methods 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 210000000352 storage cell Anatomy 0.000 description 1
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62064016A JPS63231796A (ja) | 1987-03-20 | 1987-03-20 | ジヨセフソン・センス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62064016A JPS63231796A (ja) | 1987-03-20 | 1987-03-20 | ジヨセフソン・センス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63231796A JPS63231796A (ja) | 1988-09-27 |
JPH0335757B2 true JPH0335757B2 (enrdf_load_stackoverflow) | 1991-05-29 |
Family
ID=13245945
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62064016A Granted JPS63231796A (ja) | 1987-03-20 | 1987-03-20 | ジヨセフソン・センス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63231796A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2605929B2 (ja) * | 1990-06-13 | 1997-04-30 | 日本電気株式会社 | ジョセフソンセンス回路 |
-
1987
- 1987-03-20 JP JP62064016A patent/JPS63231796A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS63231796A (ja) | 1988-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3855363D1 (de) | Halbleiterspeichersystem | |
EP0366530B1 (en) | Josephson memory circuit | |
EP0521594A2 (en) | Semiconductor memory device | |
JPS6139724A (ja) | 低駆動電流を用いた3状態ゲートアレイ用ドライバ回路 | |
JPH06195968A (ja) | 集積半導体メモリ装置 | |
JPS61278208A (ja) | カスコ−ド電流スイツチ回路 | |
JPH0335757B2 (enrdf_load_stackoverflow) | ||
JP2605929B2 (ja) | ジョセフソンセンス回路 | |
JP2515029B2 (ja) | 半導体記憶装置 | |
US5251173A (en) | High-speed, low DC power, PNP-loaded word line decorder/driver circuit | |
JPH0264997A (ja) | 半導体記憶装置 | |
US3483536A (en) | Coincident memory device with no separate inhibit or sensing line | |
JPH0352160B2 (enrdf_load_stackoverflow) | ||
US3114135A (en) | High speed memory | |
JPH0249293A (ja) | 半導体メモリ装置 | |
JPS6364839B2 (enrdf_load_stackoverflow) | ||
KR950009078B1 (ko) | 저전력 소모형 비트선 구성회로 | |
JPS5841484A (ja) | 半導体メモリ回路 | |
JPS5841486A (ja) | 半導体メモリ回路 | |
US5091881A (en) | Multiple port memory including merged bipolar transistors | |
US3413622A (en) | Drive-sense line with impedance dependent on function | |
JP2866418B2 (ja) | メモリカード | |
JPH0114730B2 (enrdf_load_stackoverflow) | ||
JPS60138796A (ja) | 半導体装置 | |
JPH0334152B2 (enrdf_load_stackoverflow) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |