JPS6364839B2 - - Google Patents
Info
- Publication number
- JPS6364839B2 JPS6364839B2 JP58161839A JP16183983A JPS6364839B2 JP S6364839 B2 JPS6364839 B2 JP S6364839B2 JP 58161839 A JP58161839 A JP 58161839A JP 16183983 A JP16183983 A JP 16183983A JP S6364839 B2 JPS6364839 B2 JP S6364839B2
- Authority
- JP
- Japan
- Prior art keywords
- transmission line
- current
- characteristic impedance
- transmission lines
- josephson
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 claims description 56
- 230000004044 response Effects 0.000 claims description 3
- 230000015654 memory Effects 0.000 description 24
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000002887 superconductor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/44—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using super-conductive elements, e.g. cryotron
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58161839A JPS5972700A (ja) | 1983-09-05 | 1983-09-05 | デコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58161839A JPS5972700A (ja) | 1983-09-05 | 1983-09-05 | デコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5972700A JPS5972700A (ja) | 1984-04-24 |
| JPS6364839B2 true JPS6364839B2 (enrdf_load_stackoverflow) | 1988-12-13 |
Family
ID=15742911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58161839A Granted JPS5972700A (ja) | 1983-09-05 | 1983-09-05 | デコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5972700A (enrdf_load_stackoverflow) |
-
1983
- 1983-09-05 JP JP58161839A patent/JPS5972700A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5972700A (ja) | 1984-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5986914A (en) | Active hierarchical bitline memory architecture | |
| KR930000962B1 (ko) | 반도체 기억장치 | |
| KR0179361B1 (ko) | 비휘발성 메모리 어레이 | |
| US4344005A (en) | Power gated decoding | |
| JPS6228516B2 (enrdf_load_stackoverflow) | ||
| JP3754593B2 (ja) | データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法 | |
| JPH0386991A (ja) | インタリーブされた検出システム | |
| JPS63200391A (ja) | スタテイツク型半導体メモリ | |
| KR100239617B1 (ko) | 고속의 반도체 메모리 시스템 | |
| US5021688A (en) | Two stage address decoder circuit for semiconductor memories | |
| KR930002255B1 (ko) | 반도체 기억장치의 데이터출력 제어회로 | |
| JPH0355912B2 (enrdf_load_stackoverflow) | ||
| EP0366530B1 (en) | Josephson memory circuit | |
| EP0573637B1 (en) | Eprom-based crossbar switch with zero standby power | |
| KR910002964B1 (ko) | 분할된 비트 부하와 데이타 버스 라인을 갖는 반도체 메모리 | |
| US4636990A (en) | Three state select circuit for use in a data processing system or the like | |
| JPH0421956B2 (enrdf_load_stackoverflow) | ||
| JPS6364839B2 (enrdf_load_stackoverflow) | ||
| US6522597B2 (en) | Semiconductor memory device and bit line isolation gate arrangement method thereof | |
| JP3026341B2 (ja) | 半導体メモリ装置 | |
| US5463580A (en) | Static semiconductor memory device having improved read operation margin and speed | |
| JP2003016774A (ja) | 記憶回路ブロック及びデータの書込方法 | |
| US3825906A (en) | Superconductive shift register utilizing josephson tunnelling devices | |
| JPH05151781A (ja) | ワードラインドライバ回路及びスイツチング回路 | |
| JPH0335757B2 (enrdf_load_stackoverflow) |