JPS5972700A - デコ−ダ回路 - Google Patents
デコ−ダ回路Info
- Publication number
- JPS5972700A JPS5972700A JP58161839A JP16183983A JPS5972700A JP S5972700 A JPS5972700 A JP S5972700A JP 58161839 A JP58161839 A JP 58161839A JP 16183983 A JP16183983 A JP 16183983A JP S5972700 A JPS5972700 A JP S5972700A
- Authority
- JP
- Japan
- Prior art keywords
- current
- reflected
- transmission lines
- transmission line
- point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/44—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using super-conductive elements, e.g. cryotron
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58161839A JPS5972700A (ja) | 1983-09-05 | 1983-09-05 | デコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58161839A JPS5972700A (ja) | 1983-09-05 | 1983-09-05 | デコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5972700A true JPS5972700A (ja) | 1984-04-24 |
| JPS6364839B2 JPS6364839B2 (enrdf_load_stackoverflow) | 1988-12-13 |
Family
ID=15742911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58161839A Granted JPS5972700A (ja) | 1983-09-05 | 1983-09-05 | デコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5972700A (enrdf_load_stackoverflow) |
-
1983
- 1983-09-05 JP JP58161839A patent/JPS5972700A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6364839B2 (enrdf_load_stackoverflow) | 1988-12-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4535428A (en) | Multi-port register implementations | |
| JPS6228516B2 (enrdf_load_stackoverflow) | ||
| US4817051A (en) | Expandable multi-port random access memory | |
| US5335199A (en) | Multiport memory | |
| JP3111194B2 (ja) | 多重的な列セットを具備するマルチポート・メモリ装置 | |
| CN1168191A (zh) | 寄存器文件读/写单元 | |
| KR19980037413A (ko) | 읽기 포트와 쓰기 포트를 공유하는 다중포트 액세스 메모리 | |
| EP0079219B1 (en) | Semiconductor memory devices | |
| JP2651957B2 (ja) | 集積回路メモリ | |
| JPS5972700A (ja) | デコ−ダ回路 | |
| US4706218A (en) | Memory input buffer with hysteresis | |
| KR100323158B1 (ko) | 다중포트메모리셀을구현하는데이터처리시스템및그구현방법 | |
| JPS61278208A (ja) | カスコ−ド電流スイツチ回路 | |
| JPS63197088A (ja) | マルチポ−トメモリセル | |
| US3510856A (en) | Grounding switches for differential sense amplifiers in memory systems | |
| US6522597B2 (en) | Semiconductor memory device and bit line isolation gate arrangement method thereof | |
| KR0167690B1 (ko) | 어드레스 교란을 제거한 반도체 메모리 장치 | |
| JP3152767B2 (ja) | 半導体記憶装置 | |
| US3484767A (en) | Memory selection system | |
| US3611325A (en) | Method of reducing word line to bit line coupled noise in a plated-wire memory stack | |
| JPH11282591A (ja) | メモリ回路 | |
| JPH0335757B2 (enrdf_load_stackoverflow) | ||
| JPH056685A (ja) | 読出専用半導体記憶装置 | |
| KR950007836Y1 (ko) | 메모리선택회로 | |
| KR890006083Y1 (ko) | 데이터의 독출 및 기입회로 |