JPH0334151U - - Google Patents
Info
- Publication number
- JPH0334151U JPH0334151U JP6320989U JP6320989U JPH0334151U JP H0334151 U JPH0334151 U JP H0334151U JP 6320989 U JP6320989 U JP 6320989U JP 6320989 U JP6320989 U JP 6320989U JP H0334151 U JPH0334151 U JP H0334151U
- Authority
- JP
- Japan
- Prior art keywords
- request
- memory
- access
- address
- arbitration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012790 confirmation Methods 0.000 claims 3
- 230000004044 response Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6320989U JPH0334151U (sr) | 1989-06-01 | 1989-06-01 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6320989U JPH0334151U (sr) | 1989-06-01 | 1989-06-01 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0334151U true JPH0334151U (sr) | 1991-04-03 |
Family
ID=31593054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6320989U Pending JPH0334151U (sr) | 1989-06-01 | 1989-06-01 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0334151U (sr) |
-
1989
- 1989-06-01 JP JP6320989U patent/JPH0334151U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0354375B2 (sr) | ||
| US5287486A (en) | DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts | |
| JPH0334151U (sr) | ||
| JPH01142061U (sr) | ||
| JPS5925258B2 (ja) | プロセツサ制御システム | |
| JPS59229662A (ja) | 共有メモリ制御回路 | |
| JPS61126350U (sr) | ||
| US5497481A (en) | Microcomputer computer system having plural programmable timers and preventing memory access operations from interfering with timer start requests | |
| JPH0644178A (ja) | 割込み制御装置 | |
| JP2612715B2 (ja) | アドレスバス制御装置 | |
| JPH0374751A (ja) | 入出力制御装置 | |
| JPS60263395A (ja) | マイクロ・プロセツサ | |
| JPH0329045A (ja) | バス制御装置 | |
| JPS6452062U (sr) | ||
| JPH0443355B2 (sr) | ||
| JPH01113746U (sr) | ||
| JPH02143660U (sr) | ||
| JPS63155254A (ja) | 情報処理装置 | |
| JPH0381834A (ja) | 割込み制御装置 | |
| JPS6130148U (ja) | 共有メモリつきマルチプロセツサ | |
| JPS6418348U (sr) | ||
| JPS59123030A (ja) | デ−タ処理装置 | |
| JPS6057851U (ja) | デ−タ転送装置 | |
| JPH02104402U (sr) | ||
| JPH0713815B2 (ja) | バス変換装置 |