JPH0332230B2 - - Google Patents
Info
- Publication number
- JPH0332230B2 JPH0332230B2 JP57080943A JP8094382A JPH0332230B2 JP H0332230 B2 JPH0332230 B2 JP H0332230B2 JP 57080943 A JP57080943 A JP 57080943A JP 8094382 A JP8094382 A JP 8094382A JP H0332230 B2 JPH0332230 B2 JP H0332230B2
- Authority
- JP
- Japan
- Prior art keywords
- polycrystalline silicon
- forming
- silicon layer
- fuse element
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57080943A JPS58197874A (ja) | 1982-05-14 | 1982-05-14 | 半導体装置およびその製法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57080943A JPS58197874A (ja) | 1982-05-14 | 1982-05-14 | 半導体装置およびその製法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58197874A JPS58197874A (ja) | 1983-11-17 |
| JPH0332230B2 true JPH0332230B2 (enrdf_load_stackoverflow) | 1991-05-10 |
Family
ID=13732567
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57080943A Granted JPS58197874A (ja) | 1982-05-14 | 1982-05-14 | 半導体装置およびその製法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58197874A (enrdf_load_stackoverflow) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0669083B2 (ja) * | 1984-01-28 | 1994-08-31 | 株式会社東芝 | 半導体メモリの製造方法 |
| JPS6355955A (ja) * | 1986-08-26 | 1988-03-10 | Nec Corp | 半導体装置 |
| JPS63161641A (ja) * | 1986-12-25 | 1988-07-05 | Nec Corp | 半導体記憶装置 |
| US4849363A (en) * | 1988-03-18 | 1989-07-18 | Digital Equipment Corporation | Integrated circuit having laser-alterable metallization layer |
| EP1340262A2 (en) * | 2000-11-27 | 2003-09-03 | Koninklijke Philips Electronics N.V. | Poly fuse rom with mos device based cell structure and the method for read and write therefore |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS567467A (en) * | 1979-07-02 | 1981-01-26 | Nec Corp | Semiconductor memory device |
| JPS5685846A (en) * | 1979-12-14 | 1981-07-13 | Fujitsu Ltd | Semiconductor integrated circuit device |
-
1982
- 1982-05-14 JP JP57080943A patent/JPS58197874A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58197874A (ja) | 1983-11-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4536949A (en) | Method for fabricating an integrated circuit with multi-layer wiring having opening for fuse | |
| KR100243497B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| JPS6321351B2 (enrdf_load_stackoverflow) | ||
| KR900002084B1 (ko) | 반도체장치 | |
| JPH11340327A (ja) | 半導体装置の製造方法 | |
| JPH0332230B2 (enrdf_load_stackoverflow) | ||
| JP3287322B2 (ja) | 半導体装置の製造方法 | |
| JPH11121327A (ja) | 半導体装置及びその製造方法 | |
| JP2687917B2 (ja) | 半導体装置の製造方法 | |
| JP2809131B2 (ja) | 半導体装置の製造方法 | |
| KR100305402B1 (ko) | 반도체소자의 제조방법 | |
| JPH05259300A (ja) | 半導体装置 | |
| JPH01192159A (ja) | 半導体装置 | |
| JP3302989B2 (ja) | 半導体装置 | |
| JP2546297B2 (ja) | 半導体記憶装置 | |
| JPH0661227A (ja) | 半導体装置の製造方法 | |
| JPH0430471A (ja) | 半導体装置及びその製造方法 | |
| JPS6212125A (ja) | 半導体装置の製造方法 | |
| JPH03175676A (ja) | 半導体装置 | |
| JPS58194356A (ja) | 半導体集積回路装置 | |
| JPH01313959A (ja) | 半導体装置 | |
| JPH0685204A (ja) | 半導体装置の製造方法 | |
| JPS5848939A (ja) | 半導体装置 | |
| JPH03155166A (ja) | 薄膜半導体素子 | |
| JPH06104344A (ja) | 半導体装置の製造方法 |