JPH0332225B2 - - Google Patents
Info
- Publication number
- JPH0332225B2 JPH0332225B2 JP56146287A JP14628781A JPH0332225B2 JP H0332225 B2 JPH0332225 B2 JP H0332225B2 JP 56146287 A JP56146287 A JP 56146287A JP 14628781 A JP14628781 A JP 14628781A JP H0332225 B2 JPH0332225 B2 JP H0332225B2
- Authority
- JP
- Japan
- Prior art keywords
- well region
- circuit
- type
- complementary
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56146287A JPS5848959A (ja) | 1981-09-18 | 1981-09-18 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56146287A JPS5848959A (ja) | 1981-09-18 | 1981-09-18 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5848959A JPS5848959A (ja) | 1983-03-23 |
| JPH0332225B2 true JPH0332225B2 (OSRAM) | 1991-05-10 |
Family
ID=15404283
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56146287A Granted JPS5848959A (ja) | 1981-09-18 | 1981-09-18 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5848959A (OSRAM) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59135758A (ja) * | 1983-01-24 | 1984-08-04 | Seiko Epson Corp | 半導体装置 |
| US4628340A (en) * | 1983-02-22 | 1986-12-09 | Tokyo Shibaura Denki Kabushiki Kaisha | CMOS RAM with no latch-up phenomenon |
| JPS6114744A (ja) * | 1984-06-29 | 1986-01-22 | Fujitsu Ltd | 半導体装置 |
| JPS6211261A (ja) * | 1985-07-08 | 1987-01-20 | Nec Corp | Cmosメモリ装置 |
| US5260226A (en) * | 1987-07-10 | 1993-11-09 | Kabushiki Kaisha Toshiba | Semiconductor device having different impurity concentration wells |
| EP0298421B1 (en) * | 1987-07-10 | 1993-12-15 | Kabushiki Kaisha Toshiba | Semiconductor device having different impurity concentration wells |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52117086A (en) * | 1976-03-29 | 1977-10-01 | Sharp Corp | Semiconductor device for touch type switch |
| JPS5323577A (en) * | 1976-08-18 | 1978-03-04 | Hitachi Ltd | Complementary type insulated gate effect transistor |
-
1981
- 1981-09-18 JP JP56146287A patent/JPS5848959A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5848959A (ja) | 1983-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7018889B2 (en) | Latch-up prevention for memory cells | |
| US5376816A (en) | Bi-cmos integrated circuit device having buried region use in common for bipolar and mos transistors | |
| KR890004472B1 (ko) | Cmos 집적회호 | |
| US5336916A (en) | SRAM cell and structure with polycrystalline p-channel load devices | |
| US5187114A (en) | Method of making SRAM cell and structure with polycrystalline P-channel load devices | |
| JPH03145761A (ja) | 半導体装置 | |
| EP0506089B1 (en) | Static random access type semiconductor memory device | |
| US4799101A (en) | Substrate bias through polysilicon line | |
| US6187618B1 (en) | Vertical bipolar SRAM cell, array and system, and a method for making the cell and the array | |
| JP3400891B2 (ja) | 半導体記憶装置およびその製造方法 | |
| US6476424B1 (en) | Semiconductor memory device | |
| KR860000159B1 (ko) | 반도체 메모리 | |
| JPH0332225B2 (OSRAM) | ||
| US4689653A (en) | Complementary MOS integrated circuit including lock-up prevention parasitic transistors | |
| US7190610B2 (en) | Latch-up prevention for memory cells | |
| JPS6197858A (ja) | 半導体装置 | |
| JP2714996B2 (ja) | 半導体集積回路装置 | |
| US5300790A (en) | Semiconductor device | |
| JP2509930B2 (ja) | 半導体集積回路装置 | |
| JP3212714B2 (ja) | 半導体集積回路 | |
| JPS60231356A (ja) | 相補形金属酸化膜半導体集積回路装置 | |
| GB2098799A (en) | Multi-level interconnection system for integrated circuits | |
| KR950010286B1 (ko) | 반도체 집적 회로의 장치 | |
| KR940011808B1 (ko) | 마스크롬의 구조 및 제조방법 | |
| JPS61208863A (ja) | Cmos半導体装置 |