JPH0328756U - - Google Patents
Info
- Publication number
- JPH0328756U JPH0328756U JP1989088726U JP8872689U JPH0328756U JP H0328756 U JPH0328756 U JP H0328756U JP 1989088726 U JP1989088726 U JP 1989088726U JP 8872689 U JP8872689 U JP 8872689U JP H0328756 U JPH0328756 U JP H0328756U
- Authority
- JP
- Japan
- Prior art keywords
- additional functional
- functional component
- lead frame
- semiconductor device
- wiring board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 5
- 239000011347 resin Substances 0.000 claims description 2
- 229920005989 resin Polymers 0.000 claims description 2
- 238000007789 sealing Methods 0.000 claims description 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Description
第1図は本考案の一実施例を示す半導体装置に
おいて非付加機能部品と付加機能部品とを搭載し
た状態を示す横断平面図、第2図は同じくそ縦断
側面図、第3図は同じく非付加機能部品のみを搭
載した状態を示す横断平面図、第4図は同じくそ
の縦断側面図、第5図は従来の付加機能を持たな
い半導体装置の横断平面図、第6図は同じくその
縦断側面図、第7図は従来の付加機能を内蔵した
半導体装置の横断平面図、第8図は同じくその縦
断側面図である。
10……リードフレーム、11,12……非付
加機能部品、13……絶縁封止樹脂、14,15
……付加機能部品、16……プリント配線板、1
7……スルーホール。
FIG. 1 is a cross-sectional plan view showing a semiconductor device according to an embodiment of the present invention in which non-additional functional components and additional functional components are mounted, FIG. 2 is a vertical sectional side view of the same, and FIG. A cross-sectional plan view showing a state in which only additional functional parts are mounted, FIG. 4 is a vertical side view of the device, FIG. 5 is a cross-sectional plan view of a conventional semiconductor device without additional functions, and FIG. 6 is a vertical side view of the same. 7 is a cross-sectional plan view of a conventional semiconductor device incorporating additional functions, and FIG. 8 is a vertical cross-sectional side view thereof. 10... Lead frame, 11, 12... Non-additional functional parts, 13... Insulating sealing resin, 14, 15
...Additional functional parts, 16...Printed wiring board, 1
7...Through hole.
Claims (1)
、絶縁封止樹脂により樹脂封止される半導体装置
において、前記リードフレームに、付加機能部品
が搭載されたプリント配線板が接続され、該プリ
ント配線板に、前記非付加機能部品と付加機能部
品とのリードフレームの共用化を図るためのスル
ーホールが形成されたことを特徴とする半導体装
置。 In a semiconductor device in which a non-additional functional component is mounted on a lead frame and resin-sealed with an insulating sealing resin, a printed wiring board on which an additional functional component is mounted is connected to the lead frame, and the printed wiring board is . A semiconductor device, characterized in that a through hole is formed to allow the non-additional functional component and the additional functional component to share a lead frame.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989088726U JPH0648876Y2 (en) | 1989-07-27 | 1989-07-27 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989088726U JPH0648876Y2 (en) | 1989-07-27 | 1989-07-27 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0328756U true JPH0328756U (en) | 1991-03-22 |
JPH0648876Y2 JPH0648876Y2 (en) | 1994-12-12 |
Family
ID=31638322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989088726U Expired - Fee Related JPH0648876Y2 (en) | 1989-07-27 | 1989-07-27 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0648876Y2 (en) |
-
1989
- 1989-07-27 JP JP1989088726U patent/JPH0648876Y2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0648876Y2 (en) | 1994-12-12 |
Similar Documents
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |