JPH0326583B2 - - Google Patents
Info
- Publication number
- JPH0326583B2 JPH0326583B2 JP58048111A JP4811183A JPH0326583B2 JP H0326583 B2 JPH0326583 B2 JP H0326583B2 JP 58048111 A JP58048111 A JP 58048111A JP 4811183 A JP4811183 A JP 4811183A JP H0326583 B2 JPH0326583 B2 JP H0326583B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- shift register
- synchronous clock
- line
- serial data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000001360 synchronised effect Effects 0.000 claims description 50
- 230000005540 biological transmission Effects 0.000 claims description 26
- 238000001514 detection method Methods 0.000 claims description 11
- 230000003111 delayed effect Effects 0.000 claims description 4
- 238000000034 method Methods 0.000 claims description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 8
- 238000004891 communication Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Landscapes
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58048111A JPS59173839A (ja) | 1983-03-22 | 1983-03-22 | 直列デ−タ転送回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58048111A JPS59173839A (ja) | 1983-03-22 | 1983-03-22 | 直列デ−タ転送回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59173839A JPS59173839A (ja) | 1984-10-02 |
| JPH0326583B2 true JPH0326583B2 (ru) | 1991-04-11 |
Family
ID=12794198
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58048111A Granted JPS59173839A (ja) | 1983-03-22 | 1983-03-22 | 直列デ−タ転送回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59173839A (ru) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS648731A (en) * | 1987-06-30 | 1989-01-12 | Sharp Kk | Digital parallel/serial converter |
| JPS648732A (en) * | 1987-06-30 | 1989-01-12 | Sharp Kk | Digital serial/parallel converter |
| JPH02306739A (ja) * | 1989-05-22 | 1990-12-20 | Kawasaki Heavy Ind Ltd | 信号伝送装置 |
| JP5448795B2 (ja) | 2009-12-25 | 2014-03-19 | キヤノン株式会社 | 情報処理装置又は情報処理方法 |
| CN102668378B (zh) | 2009-12-25 | 2015-01-07 | 佳能株式会社 | 信息处理装置和信息处理方法 |
| JP5377275B2 (ja) | 2009-12-25 | 2013-12-25 | キヤノン株式会社 | 情報処理装置又は情報処理方法 |
| JP5717897B2 (ja) * | 2014-03-14 | 2015-05-13 | キヤノン株式会社 | 情報処理装置又は情報処理方法 |
-
1983
- 1983-03-22 JP JP58048111A patent/JPS59173839A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59173839A (ja) | 1984-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0239937B1 (en) | Serial communications controller | |
| US4106091A (en) | Interrupt status indication logic for polled interrupt digital system | |
| US3979732A (en) | Asynchronous status interlock circuit for interface adaptor | |
| US4396995A (en) | Adapter for interfacing between two buses | |
| TW569087B (en) | Efficient clock start and stop apparatus for clock forwarded system I/O | |
| US5155807A (en) | Multi-processor communications channel utilizing random access/sequential access memories | |
| JPH0326583B2 (ru) | ||
| EP0187813B1 (en) | High speed data transfer between first and second processing means | |
| US6584536B1 (en) | Bus transaction accelerator for multi-clock systems | |
| JPS585867A (ja) | デ−タ伝送方法および装置 | |
| US4937567A (en) | Communication adapter for store loop communication system | |
| JP2950856B2 (ja) | ファーストイン・ファーストアウトメモリ構成方式 | |
| KR100642158B1 (ko) | 슬레이브 그룹 인터페이스 장치와, 슬레이브 그룹 인터페이스 장치를 통해 버스와 주변 장치를 인터페이스하는 방법 및 시스템 | |
| EP0193305A2 (en) | System interface for coupling standard microprocessor to a communications adapter | |
| JP3256464B2 (ja) | 非同期転送制御方式 | |
| JP2929631B2 (ja) | プロセッサ間通信装置 | |
| JPS54140439A (en) | Composite computer device | |
| JP4281367B2 (ja) | データ転送制御回路、電子機器及びデータ転送制御方法 | |
| SU1307462A1 (ru) | Устройство дл сопр жени ЭВМ с абонентом | |
| JPS6023387B2 (ja) | デ−タ入力装置 | |
| SU1520530A1 (ru) | Устройство дл сопр жени ЭВМ с каналом св зи | |
| JPS62108345A (ja) | デ−タ通信回路 | |
| JPH11242651A (ja) | インターフェース | |
| JPH07109599B2 (ja) | 処理システムの情報転送装置 | |
| JPH03942B2 (ru) |