JPH0317431B2 - - Google Patents

Info

Publication number
JPH0317431B2
JPH0317431B2 JP19584784A JP19584784A JPH0317431B2 JP H0317431 B2 JPH0317431 B2 JP H0317431B2 JP 19584784 A JP19584784 A JP 19584784A JP 19584784 A JP19584784 A JP 19584784A JP H0317431 B2 JPH0317431 B2 JP H0317431B2
Authority
JP
Japan
Prior art keywords
line
data
block
read
memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP19584784A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6174457A (ja
Inventor
Yoshuki Okada
Shigeru Yoshida
Tooru Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP19584784A priority Critical patent/JPS6174457A/ja
Publication of JPS6174457A publication Critical patent/JPS6174457A/ja
Publication of JPH0317431B2 publication Critical patent/JPH0317431B2/ja
Granted legal-status Critical Current

Links

JP19584784A 1984-09-20 1984-09-20 メモリ制御方式 Granted JPS6174457A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19584784A JPS6174457A (ja) 1984-09-20 1984-09-20 メモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19584784A JPS6174457A (ja) 1984-09-20 1984-09-20 メモリ制御方式

Publications (2)

Publication Number Publication Date
JPS6174457A JPS6174457A (ja) 1986-04-16
JPH0317431B2 true JPH0317431B2 (fr) 1991-03-08

Family

ID=16347996

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19584784A Granted JPS6174457A (ja) 1984-09-20 1984-09-20 メモリ制御方式

Country Status (1)

Country Link
JP (1) JPS6174457A (fr)

Also Published As

Publication number Publication date
JPS6174457A (ja) 1986-04-16

Similar Documents

Publication Publication Date Title
US4593324A (en) Image data storing device
KR930017342A (ko) 디지탈 데이타 처리 장치
US4800440A (en) Digital image signal coding/decoding circuit with buffer memory storing reference line as compression codes
US5438376A (en) Image processing apparatus and image reception apparatus using the same
JPH0317431B2 (fr)
JPS6031423B2 (ja) 圧縮デ−タ復元方式
US20020099880A1 (en) Direct memory accessing
US5590279A (en) Memory data copying apparatus
US5825692A (en) Memory system and method for simultaneously reading and writing data
JPH0352714B2 (fr)
US5319794A (en) Device for high-speed processing of information frames
JP2920641B2 (ja) 画像読取り装置
JP3771969B2 (ja) 情報読み出し装置
US5479165A (en) Two-dimensional coding apparatus
JPH05161094A (ja) デジタルビデオラインを記憶するためのプログラマブル装置
KR950009076B1 (ko) 듀얼포트 메모리와 그 제어방법
JPS59132479A (ja) デ−タ処理回路
JP2651517B2 (ja) 画像処理方式
JP3082458B2 (ja) 画像修整装置
KR960009789B1 (ko) 일반 용지 프린팅 회로
JP4906007B2 (ja) エンコーダシステム
JP3097843B2 (ja) 表示制御回路
CN116156338A (zh) 影像感测系统以及影像感测资料处理方法
KR960006647A (ko) 복수의 mpeg 오디오 및 비디오 신호를 디코딩하기 위한 시스템
SU1336109A1 (ru) Запоминающее устройство с многоформатным доступом к данным