JPH0316785B2 - - Google Patents

Info

Publication number
JPH0316785B2
JPH0316785B2 JP56194428A JP19442881A JPH0316785B2 JP H0316785 B2 JPH0316785 B2 JP H0316785B2 JP 56194428 A JP56194428 A JP 56194428A JP 19442881 A JP19442881 A JP 19442881A JP H0316785 B2 JPH0316785 B2 JP H0316785B2
Authority
JP
Japan
Prior art keywords
wiring board
chip package
holes
chip
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56194428A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5896756A (ja
Inventor
Yoshitaka Fukuoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56194428A priority Critical patent/JPS5896756A/ja
Publication of JPS5896756A publication Critical patent/JPS5896756A/ja
Publication of JPH0316785B2 publication Critical patent/JPH0316785B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
JP56194428A 1981-12-04 1981-12-04 マルチチップパッケージ Granted JPS5896756A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56194428A JPS5896756A (ja) 1981-12-04 1981-12-04 マルチチップパッケージ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56194428A JPS5896756A (ja) 1981-12-04 1981-12-04 マルチチップパッケージ

Publications (2)

Publication Number Publication Date
JPS5896756A JPS5896756A (ja) 1983-06-08
JPH0316785B2 true JPH0316785B2 (enExample) 1991-03-06

Family

ID=16324430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56194428A Granted JPS5896756A (ja) 1981-12-04 1981-12-04 マルチチップパッケージ

Country Status (1)

Country Link
JP (1) JPS5896756A (enExample)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60208851A (ja) * 1984-03-31 1985-10-21 Toshiba Corp マルチチツプ形記憶回路装置
JPS60187543U (ja) * 1984-05-21 1985-12-12 セイコーエプソン株式会社 半導体集積回路素子の高密度実装方式
JPS63299256A (ja) * 1987-05-29 1988-12-06 Toshiba Corp 電気部品
US5377077A (en) * 1990-08-01 1994-12-27 Staktek Corporation Ultra high density integrated circuit packages method and apparatus
US5475920A (en) * 1990-08-01 1995-12-19 Burns; Carmen D. Method of assembling ultra high density integrated circuit packages
US5499160A (en) * 1990-08-01 1996-03-12 Staktek Corporation High density integrated circuit module with snap-on rail assemblies
US5446620A (en) * 1990-08-01 1995-08-29 Staktek Corporation Ultra high density integrated circuit packages
AU8519891A (en) * 1990-08-01 1992-03-02 Staktek Corporation Ultra high density integrated circuit packages, method and apparatus
US5367766A (en) * 1990-08-01 1994-11-29 Staktek Corporation Ultra high density integrated circuit packages method
US5448450A (en) * 1991-08-15 1995-09-05 Staktek Corporation Lead-on-chip integrated circuit apparatus
US5702985A (en) * 1992-06-26 1997-12-30 Staktek Corporation Hermetically sealed ceramic integrated circuit heat dissipating package fabrication method
US5804870A (en) * 1992-06-26 1998-09-08 Staktek Corporation Hermetically sealed integrated circuit lead-on package configuration
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
US6205654B1 (en) 1992-12-11 2001-03-27 Staktek Group L.P. Method of manufacturing a surface mount package
US5369056A (en) * 1993-03-29 1994-11-29 Staktek Corporation Warp-resistent ultra-thin integrated circuit package fabrication method
US5644161A (en) * 1993-03-29 1997-07-01 Staktek Corporation Ultra-high density warp-resistant memory module
US5455740A (en) * 1994-03-07 1995-10-03 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5801437A (en) * 1993-03-29 1998-09-01 Staktek Corporation Three-dimensional warp-resistant integrated circuit module method and apparatus
US5541812A (en) * 1995-05-22 1996-07-30 Burns; Carmen D. Bus communication system for stacked high density integrated circuit packages having an intermediate lead frame
US5588205A (en) * 1995-01-24 1996-12-31 Staktek Corporation Method of manufacturing a high density integrated circuit module having complex electrical interconnect rails
US5615475A (en) * 1995-01-30 1997-04-01 Staktek Corporation Method of manufacturing an integrated package having a pair of die on a common lead frame
US6025642A (en) * 1995-08-17 2000-02-15 Staktek Corporation Ultra high density integrated circuit packages
US5945732A (en) * 1997-03-12 1999-08-31 Staktek Corporation Apparatus and method of manufacturing a warp resistant thermally conductive integrated circuit package
US6572387B2 (en) 1999-09-24 2003-06-03 Staktek Group, L.P. Flexible circuit connector for stacked chip module
US7485951B2 (en) 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
US6956284B2 (en) 2001-10-26 2005-10-18 Staktek Group L.P. Integrated circuit stacking system and method
US6576992B1 (en) 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US7371609B2 (en) 2001-10-26 2008-05-13 Staktek Group L.P. Stacked module systems and methods
US6940729B2 (en) 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
US6914324B2 (en) 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US7606050B2 (en) 2004-09-03 2009-10-20 Entorian Technologies, Lp Compact module system and method
US7522421B2 (en) 2004-09-03 2009-04-21 Entorian Technologies, Lp Split core circuit module
US7468893B2 (en) 2004-09-03 2008-12-23 Entorian Technologies, Lp Thin module system and method
US7446410B2 (en) 2004-09-03 2008-11-04 Entorian Technologies, Lp Circuit module with thermal casing systems
US7289327B2 (en) 2006-02-27 2007-10-30 Stakick Group L.P. Active cooling methods and apparatus for modules
US7324352B2 (en) 2004-09-03 2008-01-29 Staktek Group L.P. High capacity thin module system and method
US7443023B2 (en) 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US7511969B2 (en) 2006-02-02 2009-03-31 Entorian Technologies, Lp Composite core circuit module system and method

Also Published As

Publication number Publication date
JPS5896756A (ja) 1983-06-08

Similar Documents

Publication Publication Date Title
JPH0316785B2 (enExample)
US5279029A (en) Ultra high density integrated circuit packages method
EP0575806B1 (en) Package for integrated circuit chips
US5563446A (en) Surface mount peripheral leaded and ball grid array package
US5025306A (en) Assembly of semiconductor chips
US4730232A (en) High density microelectronic packaging module for high speed chips
EP0531724B1 (en) Stepped electronic device package
US5901050A (en) Wired base plate and package for electronic parts
US5497291A (en) Power semiconductor device including terminal plates located between two substrates that functions as electrical connectors and mechanical supports
US5227995A (en) High density semiconductor memory module using split finger lead frame
US3621338A (en) Diaphragm-connected, leadless package for semiconductor devices
KR950024311A (ko) 얇은 회로기판과 반도체 장치가 접합되어 있는 열전도성 지지부재를 갖춘 전자 패키지
EP0330372A2 (en) Hybrid ic with heat sink
EP0354708A2 (en) General three dimensional packaging
KR20010041593A (ko) 다수의 반도체 칩을 포함하는 반도체 소자
US6163070A (en) Semiconductor package utilizing a flexible wiring substrate
US5410182A (en) High density semiconductor device having inclined chip mounting
US3202869A (en) Electrical apparatus with insulated heat conducting members
US6329594B1 (en) Integrated circuit package
US20060138630A1 (en) Stacked ball grid array packages
JP2544976B2 (ja) 半導体集積回路モジュ―ル
JPH07336030A (ja) プリント配線基板の半田ランドの構造
JP2512828B2 (ja) チップ部品の実装方法
JPS62261166A (ja) 半導体装置
JPH07193164A (ja) 半導体集積回路装置