JPH0315763B2 - - Google Patents

Info

Publication number
JPH0315763B2
JPH0315763B2 JP58025315A JP2531583A JPH0315763B2 JP H0315763 B2 JPH0315763 B2 JP H0315763B2 JP 58025315 A JP58025315 A JP 58025315A JP 2531583 A JP2531583 A JP 2531583A JP H0315763 B2 JPH0315763 B2 JP H0315763B2
Authority
JP
Japan
Prior art keywords
clock
circuit
control signal
control
stop signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58025315A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59151218A (ja
Inventor
Jitsuo Masuda
Makoto Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58025315A priority Critical patent/JPS59151218A/ja
Publication of JPS59151218A publication Critical patent/JPS59151218A/ja
Publication of JPH0315763B2 publication Critical patent/JPH0315763B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP58025315A 1983-02-17 1983-02-17 クロツク制御方式 Granted JPS59151218A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58025315A JPS59151218A (ja) 1983-02-17 1983-02-17 クロツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58025315A JPS59151218A (ja) 1983-02-17 1983-02-17 クロツク制御方式

Publications (2)

Publication Number Publication Date
JPS59151218A JPS59151218A (ja) 1984-08-29
JPH0315763B2 true JPH0315763B2 (enExample) 1991-03-01

Family

ID=12162559

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58025315A Granted JPS59151218A (ja) 1983-02-17 1983-02-17 クロツク制御方式

Country Status (1)

Country Link
JP (1) JPS59151218A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03105634A (ja) * 1989-09-20 1991-05-02 Fujitsu Ltd 回路デバッグ方式

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622613U (enExample) * 1979-07-30 1981-02-28

Also Published As

Publication number Publication date
JPS59151218A (ja) 1984-08-29

Similar Documents

Publication Publication Date Title
US3916178A (en) Apparatus and method for two controller diagnostic and verification procedures in a data processing unit
JPH0315763B2 (enExample)
JPH0157824B2 (enExample)
US5293572A (en) Testing system of computer by generation of an asynchronous pseudo-fault
JPS6363935B2 (enExample)
JPH03233642A (ja) スキャン動作実行方式
JPS62262165A (ja) 情報処理装置
JPS6041774B2 (ja) 論理回路パツケージ
JPH0320710B2 (enExample)
JPS6272038A (ja) プログラム暴走検出装置の試験方法
JPH01223521A (ja) 大規模集積回路
US4488221A (en) Data processing system
JPH01276245A (ja) 診断方式
JPS60254333A (ja) デ−タ処理装置
JPS62233773A (ja) 自動動作確認試験装置
JPS62175837A (ja) シフトイン・デ−タのセツト方式
JPS58223851A (ja) デ−タ処理装置
JPS6318203B2 (enExample)
JPS6148247A (ja) デ−タ転送方式の異常検出方式
JPS63259875A (ja) 磁気デイスク書き込みにおける障害検出装置
JPS59744A (ja) デ−タ処理装置
JPS59100966A (ja) マルチプロセツサシステムの共有バス制御方式
JPS62231359A (ja) 入出力装置試験方式
JPS61235955A (ja) プログラムのデバツグ方式
JPS583012A (ja) タイムオブディクロックの同期化方式