JPH031550A - Wire bonder - Google Patents

Wire bonder

Info

Publication number
JPH031550A
JPH031550A JP1135339A JP13533989A JPH031550A JP H031550 A JPH031550 A JP H031550A JP 1135339 A JP1135339 A JP 1135339A JP 13533989 A JP13533989 A JP 13533989A JP H031550 A JPH031550 A JP H031550A
Authority
JP
Japan
Prior art keywords
bonding
lead
chip
reference position
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1135339A
Other languages
Japanese (ja)
Other versions
JP2685137B2 (en
Inventor
Masaji Takenaka
正司 竹中
Mitsutaka Sato
光孝 佐藤
Takaharu Odou
尾堂 隆治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyushu Fujitsu Electronics Ltd
Fujitsu Ltd
Original Assignee
Kyushu Fujitsu Electronics Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyushu Fujitsu Electronics Ltd, Fujitsu Ltd filed Critical Kyushu Fujitsu Electronics Ltd
Priority to JP1135339A priority Critical patent/JP2685137B2/en
Publication of JPH031550A publication Critical patent/JPH031550A/en
Application granted granted Critical
Publication of JP2685137B2 publication Critical patent/JP2685137B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7865Means for transporting the components to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/788Means for moving parts
    • H01L2224/78801Lower part of the bonding apparatus, e.g. XY table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/1016Shape being a cuboid
    • H01L2924/10162Shape being a cuboid with a square active surface

Abstract

PURPOSE:To reduce a loss time required for position correction and improve the efficiency of a bonding process by a method wherein detection by an individual lead position detector and the operation of a bonding part are performed in parallel in a wire bonder applied to the assembly process of a semiconductor element and the like. CONSTITUTION:A reference position detecting camera 2 fixed to bonding head 1 as a reference position detector is held on an X-Y table 6. The reference position detecting camera 2 detects the representing points of a chip and a lead. An individual lead position detecting camera 5 is attached to a position before bonding and the detection of the position of each lead and an operation (including the reference position detection) at a bonding part are processed in parallel at independent positions. The individual lead position detecting camera 5 is held on an X-Y table 7 which is different from the X-Y table 6 on which the reference position detecting camera 2 is held. The bonding operation is performed at the bonding position between a chip 10 on a stage 8S and wires 9 and between the wires 9 and respective leads formed in a lead frame 8.

Description

【発明の詳細な説明】 〔概要〕 半導体素子等の組み立て工程に用いるワイヤボンダに関
し。
[Detailed Description of the Invention] [Summary] This invention relates to a wire bonder used in the assembly process of semiconductor devices, etc.

位置修正のために生ずる損失時間を低減してボンディン
グ工程の能率向上を目的とし。
The purpose is to improve the efficiency of the bonding process by reducing the time lost due to position correction.

チップを搭載する搭載部と該チップにワイヤで接続され
るリード部とが一体に形成された部品を逐次送りつつボ
ンディング部でワイヤボンディングする装置であって、
ボンディング部に設けられたボンディングヘッド及び該
リード部の所定のリードの初期設定位置からのずれを検
出する基準位置検出器と、ボンディング部より前の位置
に設けられ、該リード部のボンディングするすべてのリ
ードの相対的な座標位置を検出する個別リード位置検出
器とを有し、各位置検出器により検出したデータを用い
て該ボンディングヘッドによりチップとリードとをワイ
ヤボンディングし、且つ該個別リード位置検出器による
検出と、前記ボンディング部の動作が並列に行われるよ
うに構成されていることを特徴とするワイヤポンダ。
A device in which a mounting part on which a chip is mounted and a lead part connected to the chip with a wire are integrally formed and wire-bonded at a bonding part while sequentially feeding the part,
A reference position detector is provided in the bonding part to detect the deviation of the bonding head and the predetermined leads of the lead part from the initial set position, and and an individual lead position detector for detecting the relative coordinate position of the leads, wire-bonding the chip and the leads using the bonding head using the data detected by each position detector, and detecting the individual lead position. 1. A wire bonder characterized in that the detection by the device and the operation of the bonding section are performed in parallel.

ように構成される。It is configured as follows.

〔産業上の利用分野〕[Industrial application field]

本発明は半導体素子等の組゛み立て工程に用いるワイヤ
ポンダに関する。
The present invention relates to a wireponder used in the assembly process of semiconductor devices and the like.

近年、集積回路(IC)の多ピン化の要求が進むにつれ
、 IC内のチップとワイヤでボンディングされる内部
リードのリード幅、リードピッチが狭くなってきている
In recent years, as the demand for increased pin counts in integrated circuits (ICs) has increased, the lead width and lead pitch of internal leads that are bonded to chips within the IC using wires have become narrower.

このため、リード側のボンディングは初期ティーチング
プログラムの座標データだけでは位置ずれによりボンデ
ィングできないため、1素子ごとに個々のリード位置を
1本ずつ全部検出し、その位置のデータを修正しながら
ボンディングしている。
For this reason, bonding on the lead side cannot be performed using only the coordinate data of the initial teaching program due to positional deviation, so all individual lead positions for each element are detected one by one, and bonding is performed while correcting the data at that position. There is.

〔従来の技術〕[Conventional technology]

個々のリード位置ずれは、リードフレーム間の材料のバ
ラツキやハンドリング時の変形等に起因するため、上記
のように特に多ピンの場合は無視出来なくなる。
Misalignment of individual leads is caused by variations in materials between lead frames, deformation during handling, etc., and therefore cannot be ignored, especially in the case of a large number of pins as described above.

そこで個々のリード位置を修正するために、従来のワイ
ヤポンダにおいては2個々のリード位置修正検出はボン
ディング位置にボンディングしようとするチップ(素子
)が送られてきてから行われており、ボンディング作業
は、順に ■全体の位置修正。
Therefore, in order to correct the individual lead positions, in conventional wireponders, two individual lead position correction detections are performed after the chip (element) to be bonded is sent to the bonding position. ■ Correct the overall position in order.

■個々のリードの位置修正。■Correct the position of individual leads.

■ボンディング の3段階で行われている。■Bonding It is carried out in three stages.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来例では、ボンディング作業は上記の全体の位置修正
のための基準位置検出及び個々のリードの位置修正のた
めの個別リード位置検出の全検出が終了するまでボンデ
ィングを開始することができず、特にビン数が増えれば
増えるほど個々のリードの位置修正のための時間が増え
、待機による損失時間は長くなる。
In the conventional example, bonding cannot be started until all of the above-mentioned reference position detection for overall position correction and individual lead position detection for individual lead position correction are completed. As the number of bins increases, the time required to correct the position of each lead increases, and the time lost due to waiting increases.

本発明はワイヤポンダにおいて位置修正のために生ずる
損失時間を低減してボンディング工程の能率向上を目的
とする。
The present invention aims to improve the efficiency of the bonding process by reducing the loss time that occurs due to position correction in a wire bonder.

〔課題を解決するための手段〕[Means to solve the problem]

上記課題の解決は、チップを搭載する搭載部と該チップ
にワイヤで接続されるリード部とが一体に形成された部
品を逐次送りつつボンディング部でワイヤボンディング
する装置であって、ボンディング部に設けられたボンデ
ィングヘッド及び該リード部の所定のリードの初期設定
位置からのずれを検出する基準位置検出器と、ボンディ
ング部より前の位置に設けられ、該リード部のボンディ
ングするすべてのリードの相対的な座標位置を検出する
個別リード位置検出器とを有し、各位置検出器により検
出したデータを用いて該ボンディングヘッドによりチッ
プとリードとをワイヤボンディングし、且つ該個別リー
ド位置検出器による検出と、前記ボンディング部の動作
が並列に行われるように構成されているワイヤポンダに
より達成される。
The solution to the above problem is to provide a device in which a mounting part on which a chip is mounted and a lead part connected to the chip with a wire are integrally formed, and which performs wire bonding at a bonding part while sequentially feeding the part, which is provided in the bonding part. a reference position detector that detects the deviation of the bonding head and the predetermined leads of the lead section from the initial setting position; The bonding head wire-bonds the chip and the leads using the data detected by each position detector. , is achieved by a wire bonder configured such that the operations of the bonding sections are performed in parallel.

〔作用〕[Effect]

第1図は本発明の原理図である。 FIG. 1 is a diagram showing the principle of the present invention.

図において、ボンディングヘッド1に固定された基準位
置検出器としての基準位置検出カメラ2はX−Yテーブ
ル6上に保持される。
In the figure, a reference position detection camera 2 as a reference position detector fixed to a bonding head 1 is held on an XY table 6.

基準位置検出カメラ2はチップ及びリードの代表点を検
出する。
The reference position detection camera 2 detects representative points of the chip and leads.

リードフレーム8は矢印の方向に送られ、ボンディング
位置でヒータブロック4上にクランパ3で固定される。
The lead frame 8 is sent in the direction of the arrow and is fixed on the heater block 4 by the clamper 3 at the bonding position.

ここまではビン数の少ない場合の従来装置と同一であり
、多ビンの場合は従来装置では基準位置検出と個別リー
ド位置検出を同一カメラ2で行っていたのを9本発明で
は個別リード位置検出カメラ5をボンディング前の位置
に取りつけ1個々のリード位置検出とボンディング部で
の作業(基準位置修正も含む)とを別々の位置で並列処
理することにより1位置検出による損失時間の低減をは
かったものである。
Up to this point, it is the same as the conventional device when the number of bins is small, and in the case of a large number of bins, the conventional device detects the reference position and the individual lead position using the same camera 2, but in the present invention, the individual lead position is detected. Camera 5 is installed at the position before bonding, and the time lost due to position detection is reduced by parallel processing of individual lead position detection and bonding part work (including reference position correction) at separate positions. It is something.

個別リード位置検出カメラ5はボンディングヘッドl及
び基準位置検出カメラ2を保持するX−Yテーブル6と
は別のX−Yテーブル7上に保持される。
The individual lead position detection camera 5 is held on an XY table 7 that is separate from the XY table 6 that holds the bonding head 1 and the reference position detection camera 2.

ボンディングはボンディング位置でステージ8S上のチ
ップ10とワイヤ9間、及びワイヤ9とリードフレーム
8に形成されている個々のリード間で行われる。
Bonding is performed between the chip 10 on the stage 8S and the wire 9, and between the wire 9 and each lead formed on the lead frame 8 at the bonding position.

第2図は従来例と対比した本発明のタイムチャートであ
る。
FIG. 2 is a time chart of the present invention in comparison with the conventional example.

図で、a:リードフレームの送り時間 b=基準位置検出時間 C:個別リード位置検出時間 d:ボンディング時間 を表し、tIは本発明の1サイクルの時間+  tzは
従来例の1サイクルの時間、Δtは本発明により低減さ
れた時間である。
In the figure, a: Lead frame feeding time b = Reference position detection time C: Individual lead position detection time d: Bonding time, tI is the time for one cycle of the present invention + tz is the time for one cycle of the conventional example, Δt is the time reduced by the present invention.

個別リード位置検出と実際のボンディングとを切り離し
て別々の点で並列処理することにより。
By separating individual lead position detection and actual bonding and processing them in parallel at separate points.

ワイヤボンディング工程の能率向上をはかることができ
る。
The efficiency of the wire bonding process can be improved.

〔実施例〕〔Example〕

第3図(1)、 (2)は本発明の一実施例を説明する
ボンダの構造図と位置修正機能を説明するブロック図で
ある。
FIGS. 3(1) and 3(2) are a structural diagram of a bonder and a block diagram illustrating a position correction function, each of which illustrates an embodiment of the present invention.

第3図(1)において、ボンダベース11上にX−Yテ
ーブル6とボンディング前の位置にX−Yテーブル7が
載置され、 X−Yテーブル6にはボンディングヘッド
1及び基準位置検出カメラ2が、 X−Yテーブル7に
は個別リード位置検出カメラ5が搭載されている。図中
、ボンディング位置を示すボンディングベースライン1
2が鎖線で示される。
In FIG. 3 (1), an X-Y table 6 is placed on a bonder base 11 and an X-Y table 7 is placed at a position before bonding, and a bonding head 1 and a reference position detection camera 2 are placed on the X-Y table 6. However, the X-Y table 7 is equipped with an individual lead position detection camera 5. In the figure, bonding baseline 1 indicating the bonding position
2 is shown in dashed lines.

ボンディングベースライン12はボンディング点を通る
水平線で、リードフレームはこれに平行に送られる。
The bonding baseline 12 is a horizontal line passing through the bonding point, and the lead frame is fed parallel to this.

ここで、 X−Yテーブル6はボンディングヘッド1及
び基準位置検出カメラ2の位置を制御するもので、座標
の読み込み及び移動を行う。
Here, the X-Y table 6 controls the positions of the bonding head 1 and the reference position detection camera 2, and reads and moves coordinates.

又、 X−Yテーブル7は個別リード位置検出カメラ5
の位置を制御するもので、座標の読み込みを行う。
In addition, the X-Y table 7 has an individual lead position detection camera 5.
It controls the position of the , and reads the coordinates.

なお2図示されないがリードフレームとヒータブロック
は第1図と同様である。
2. Although not shown, the lead frame and heater block are the same as in FIG. 1.

第3図(2)において、ティーチングプログラムによる
初期のX−Y座標データを■、基準位置検出カメラ2に
より検出されるX−Y座標データを■1個別リード位置
検出カメラにより検出されるX−Y座標データを■とす
ると、■と■の同一基準点同士を一致させて、■の個々
のX−Y座標データを修正する(第4図参照)。
In Fig. 3 (2), the initial X-Y coordinate data by the teaching program is ■, and the X-Y coordinate data detected by the reference position detection camera 2 is ■1. Assuming that the coordinate data is ■, the individual X-Y coordinate data of ■ is corrected by matching the same reference points of ■ and ■ (see FIG. 4).

■の座標データトリー1位置データと上記の修正データ
をCPUを介して入れ換えて1個々のチップの修正X−
Y座標データ■として、ボンディングヘッド1のボンデ
ィングポイントを決める。
(1) Correct each chip by replacing the coordinate data tree 1 position data and the above correction data via the CPU.
The bonding point of the bonding head 1 is determined as the Y coordinate data (■).

ここで、  X−Y座標データ■、■、■は同一基準点
を使用する。
Here, the same reference point is used for the X-Y coordinate data (■, ■, ■).

次に、第4図を用いて、実施例の個々の動作を説明する
Next, individual operations of the embodiment will be explained using FIG.

第4図(1)、 (2)はそれぞれ基準位置修正2個別
リード位置修正を説明する平面図である。
FIGS. 4(1) and 4(2) are plan views illustrating the reference position correction 2 and the individual lead position correction, respectively.

(1)基準位置修正 第4図(1)において、リードフレーム8に形成さたス
テージ8Sとリード8Lの配置が示されている。
(1) Correction of reference position In FIG. 4 (1), the arrangement of a stage 8S and a lead 8L formed on the lead frame 8 is shown.

ステージ8Sにろう付けされたチップ10上の基準点1
0A、 IOBと、原点リードとして8LAを基準点と
して基準位置検出カメラで検出し、初期データとのずれ
量(原点リードについてはX座標、Y座標のずれ、チッ
プについてはχ座標、Y座1回転のずれ)を求める。
Reference point 1 on chip 10 brazed to stage 8S
0A, IOB and 8LA as the origin lead are detected with a reference position detection camera, and the amount of deviation from the initial data (for the origin lead, the deviation of the X and Y coordinates, for the chip, the χ coordinate, and one rotation of the Y seat (displacement).

(2)個別リード位置修正 第4図(2)において、成る基準点Aをx’ y’座標
の原点として各リードの位置を個別リード位置検出カメ
ラにより、全リードの相対的な座標を検出する。
(2) Individual lead position correction In Figure 4 (2), the relative coordinates of all leads are detected using the individual lead position detection camera, using the reference point A as the origin of the x'y' coordinates. .

(3)  ボンディング (IL (2)において、原点リードを一致させたとき
の各リードの位置を修正し、ボンディングポイントとす
る。
(3) Bonding (IL) In (2), the position of each lead when the origin leads are matched is corrected and used as a bonding point.

なお、各部の動作のタイムチャートは第2図のように行
う。
Incidentally, the time chart of the operation of each part is as shown in FIG.

本発明の効果を示す数値例を従来例と対比して次に示す
Numerical examples showing the effects of the present invention will be shown below in comparison with conventional examples.

例えば、第2図において。For example, in FIG.

a=2秒、b=2秒。a=2 seconds, b=2 seconds.

c=0.1秒/本、d=0.3秒/ワイヤ。c=0.1 seconds/wire, d=0.3 seconds/wire.

とすると、200本のボンディングでは。So, with 200 bonds.

従来例では a+b+c+d=84秒。In the conventional example, a+b+c+d=84 seconds.

実施例では a + b + d =64秒。In the example, a + b + d = 64 seconds.

となる。becomes.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば9位置修正のために
生ずる損失時間を低減してボンディング工程の能率向上
ができる。
As explained above, according to the present invention, it is possible to improve the efficiency of the bonding process by reducing the loss time caused by nine-position correction.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の原理図。 第2図は従来例と対比した本発明のタイムチャート。 第3図(1)、 (2)は本発明の一実施例を説明する
ボンダの構造図とその動作を説明するブロック図。 第4図(1)、 (2)はそれぞれ基準位置修正1個別
リード位置修正を説明する平面図である。 図において。 1はボンディングヘッド。 2は基準位置検出カメラ。 3はリードフレームのクランパ 4はヒータブロック。 5は個別リード位置検出カメラ。 6.7はX−Yテーブル。 8はリードフレーム。 8Sはステージ。 9はワイヤ。 10はチップ (1)横走図 d: ボンディング 水荒目Hのタイムチャート 埠2 日 (2)9077国 友崩し列り棉しEヒイ立置巾1仰利(能ジ乙gq図年3
FIG. 1 is a diagram showing the principle of the present invention. FIG. 2 is a time chart of the present invention in comparison with the conventional example. FIGS. 3(1) and 3(2) are structural diagrams of a bonder explaining one embodiment of the present invention and block diagrams explaining its operation. FIGS. 4(1) and 4(2) are plan views illustrating reference position correction 1 and individual lead position correction, respectively. In fig. 1 is the bonding head. 2 is a reference position detection camera. 3 is a lead frame clamper 4 is a heater block. 5 is an individual lead position detection camera. 6.7 is an X-Y table. 8 is the lead frame. 8S is the stage. 9 is a wire. 10 is a chip (1) Horizontal drawing d: Bonding Mizuarame H time chart Bu 2 Day (2) 9077 Kunitomo koshi line waving Ehii standing oki width 1 uplift (Noji oto gq figure 3
figure

Claims (1)

【特許請求の範囲】 チップを搭載する搭載部と該チップにワイヤで接続され
るリード部とが一体に形成された部品を逐次送りつつボ
ンディング部でワイヤボンディングする装置であって、 ボンディング部に設けられたボンディングヘッド及び該
リード部の所定のリードの初期設定位置からのずれを検
出する基準位置検出器と、 ボンディング部より前の位置に設けられ、該リード部の
ボンディングするすべてのリードの相対的な座標位置を
検出する個別リード位置検出器とを有し、 各位置検出器により検出したデータを用いて該ボンディ
ングヘッドによりチップとリードとをワイヤボンディン
グし、且つ該個別リード位置検出器による検出と、前記
ボンディング部の動作が並列に行われるように構成され
ていることを特徴とするワイヤボンダ。
[Scope of Claims] A device that performs wire bonding at a bonding section while sequentially feeding a component integrally formed with a mounting section on which a chip is mounted and a lead section connected to the chip with a wire, the device comprising: a reference position detector that detects the deviation of the bonding head and the predetermined leads of the lead section from the initial setting position; and an individual lead position detector that detects a coordinate position, wire bonding the chip and the lead with the bonding head using the data detected by each position detector, and detecting by the individual lead position detector. . A wire bonder, wherein the bonding sections are configured to operate in parallel.
JP1135339A 1989-05-29 1989-05-29 Wire bonder Expired - Lifetime JP2685137B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1135339A JP2685137B2 (en) 1989-05-29 1989-05-29 Wire bonder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1135339A JP2685137B2 (en) 1989-05-29 1989-05-29 Wire bonder

Publications (2)

Publication Number Publication Date
JPH031550A true JPH031550A (en) 1991-01-08
JP2685137B2 JP2685137B2 (en) 1997-12-03

Family

ID=15149461

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1135339A Expired - Lifetime JP2685137B2 (en) 1989-05-29 1989-05-29 Wire bonder

Country Status (1)

Country Link
JP (1) JP2685137B2 (en)

Also Published As

Publication number Publication date
JP2685137B2 (en) 1997-12-03

Similar Documents

Publication Publication Date Title
US6478211B2 (en) Device and method for clamping and wire-bonding the leads of a lead frame one set at a time
JP2811613B2 (en) Manufacturing method and apparatus for electronic components
JPH02278740A (en) Packaging of semiconductor device
US5292050A (en) Wire bonder
JPH031550A (en) Wire bonder
JP2534912B2 (en) Wire bonding equipment
JPH08316259A (en) Method and apparatus for wire bonding of semiconductor product
JP3686064B2 (en) Bonding method and bonding apparatus
JP2659286B2 (en) Semiconductor device wire bonding method
KR100585601B1 (en) Method for revising wire bonding position
KR100629272B1 (en) wire bonding method
JPH01241138A (en) Wire bonding of semiconductor device
KR970007845B1 (en) Lead frame recognition method to semiconductor wire bonding
JP3356259B2 (en) Wire-bonding method
JPH09330945A (en) Manufacture of semiconductor device
JPS6328043A (en) Wire bonding apparatus
KR20020088269A (en) Wire bonding method for ball grid array package skipping reject unit
JP2005079412A (en) Method for manufacturing semiconductor device, and wire bonder used therefor
JPH04330743A (en) Apparatus and method for manufacture of semiconductor device
JPH0330345A (en) Manufacture of semiconductor device
KR19990081144A (en) Image Recognition System and Control Method for Preventing Double Bonding of Wire Bonder
JPS60105243A (en) Fully automatic wire bonding equipment for multichip
JPH04261033A (en) Wire bonding device
JPS59211240A (en) Wire bonding method of semiconductor device
JPS58161333A (en) Manufacturing device for semiconductor