JPH0314710Y2 - - Google Patents

Info

Publication number
JPH0314710Y2
JPH0314710Y2 JP1983080534U JP8053483U JPH0314710Y2 JP H0314710 Y2 JPH0314710 Y2 JP H0314710Y2 JP 1983080534 U JP1983080534 U JP 1983080534U JP 8053483 U JP8053483 U JP 8053483U JP H0314710 Y2 JPH0314710 Y2 JP H0314710Y2
Authority
JP
Japan
Prior art keywords
display
circuit
parameter
refresh counter
frequency conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1983080534U
Other languages
English (en)
Japanese (ja)
Other versions
JPS59186892U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8053483U priority Critical patent/JPS59186892U/ja
Publication of JPS59186892U publication Critical patent/JPS59186892U/ja
Application granted granted Critical
Publication of JPH0314710Y2 publication Critical patent/JPH0314710Y2/ja
Granted legal-status Critical Current

Links

JP8053483U 1983-05-28 1983-05-28 パラメ−タ方式デイスプレイ回路 Granted JPS59186892U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8053483U JPS59186892U (ja) 1983-05-28 1983-05-28 パラメ−タ方式デイスプレイ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8053483U JPS59186892U (ja) 1983-05-28 1983-05-28 パラメ−タ方式デイスプレイ回路

Publications (2)

Publication Number Publication Date
JPS59186892U JPS59186892U (ja) 1984-12-11
JPH0314710Y2 true JPH0314710Y2 (enrdf_load_stackoverflow) 1991-04-02

Family

ID=30210526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8053483U Granted JPS59186892U (ja) 1983-05-28 1983-05-28 パラメ−タ方式デイスプレイ回路

Country Status (1)

Country Link
JP (1) JPS59186892U (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2600410B2 (ja) * 1988-07-14 1997-04-16 セイコーエプソン株式会社 映像処理回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58106591A (ja) * 1981-12-18 1983-06-24 ソニー株式会社 Ｃｒｔ表示回路
JPS58155489A (ja) * 1982-03-10 1983-09-16 Fuji Xerox Co Ltd 汎用ビデオインタ−フエ−ス

Also Published As

Publication number Publication date
JPS59186892U (ja) 1984-12-11

Similar Documents

Publication Publication Date Title
US5068731A (en) Video image enlargement and reduction system and method
JPH10153989A (ja) ドットクロック回路
KR920000455B1 (ko) 인터페이스 장치
JPH0314710Y2 (enrdf_load_stackoverflow)
US4562402A (en) Method and apparatus for generating phase locked digital clock signals
JP3375764B2 (ja) 字体生成装置
JP2954043B2 (ja) Ｏｓｄ装置
JP2687100B2 (ja) オンスクリーンディスプレイ回路
US6670956B2 (en) Apparatus and method for automatically controlling on-screen display font height
JPS6168294U (enrdf_load_stackoverflow)
KR920009008B1 (ko) 온 스크린 표시 시스템
JPH09186976A (ja) 周波数変換回路
JPS63131177A (ja) 表示装置
KR100266164B1 (ko) 분할된 화면 동기 구현 방법 및 장치(Method for Emboding Sync of Divided Picture and Apparatus thereof)
JP3518215B2 (ja) 映像表示装置
JPS6253834B2 (enrdf_load_stackoverflow)
KR910004527B1 (ko) 디스플레이 확장회로
JPH0345837B2 (enrdf_load_stackoverflow)
JP2004341358A (ja) 同期制御方法および画像表示装置
JP3316364B2 (ja) 表示クロック発生回路
JPS54139426A (en) Crt display unit
JPS61248082A (ja) デイスプレイ制御方式
JPS6152474B2 (enrdf_load_stackoverflow)
JPH02220097A (ja) イメージデータ表示方式
JPH0682266B2 (ja) 表示アドレス発生装置