JPH0314229B2 - - Google Patents

Info

Publication number
JPH0314229B2
JPH0314229B2 JP59207189A JP20718984A JPH0314229B2 JP H0314229 B2 JPH0314229 B2 JP H0314229B2 JP 59207189 A JP59207189 A JP 59207189A JP 20718984 A JP20718984 A JP 20718984A JP H0314229 B2 JPH0314229 B2 JP H0314229B2
Authority
JP
Japan
Prior art keywords
semiconductor device
resin
tie bar
lead
fins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59207189A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6185847A (ja
Inventor
Yoshimasa Kudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP59207189A priority Critical patent/JPS6185847A/ja
Publication of JPS6185847A publication Critical patent/JPS6185847A/ja
Publication of JPH0314229B2 publication Critical patent/JPH0314229B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP59207189A 1984-10-04 1984-10-04 樹脂封止型半導体装置 Granted JPS6185847A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59207189A JPS6185847A (ja) 1984-10-04 1984-10-04 樹脂封止型半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59207189A JPS6185847A (ja) 1984-10-04 1984-10-04 樹脂封止型半導体装置

Publications (2)

Publication Number Publication Date
JPS6185847A JPS6185847A (ja) 1986-05-01
JPH0314229B2 true JPH0314229B2 (ko) 1991-02-26

Family

ID=16535721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59207189A Granted JPS6185847A (ja) 1984-10-04 1984-10-04 樹脂封止型半導体装置

Country Status (1)

Country Link
JP (1) JPS6185847A (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6303985B1 (en) * 1998-11-12 2001-10-16 Micron Technology, Inc. Semiconductor lead frame and package with stiffened mounting paddle
JP2003204027A (ja) * 2002-01-09 2003-07-18 Matsushita Electric Ind Co Ltd リードフレーム及びその製造方法、樹脂封止型半導体装置及びその製造方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58197866A (ja) * 1982-04-27 1983-11-17 トムソン‐セーエスエフ 熱伝導性の高い複合基体

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58197866A (ja) * 1982-04-27 1983-11-17 トムソン‐セーエスエフ 熱伝導性の高い複合基体

Also Published As

Publication number Publication date
JPS6185847A (ja) 1986-05-01

Similar Documents

Publication Publication Date Title
US6853070B2 (en) Die-down ball grid array package with die-attached heat spreader and method for making the same
US5800958A (en) Electrically enhanced power quad flat pack arrangement
US6723582B2 (en) Method of making a semiconductor package having exposed metal strap
US6420779B1 (en) Leadframe based chip scale package and method of producing the same
US6303997B1 (en) Thin, stackable semiconductor packages
KR950009624B1 (ko) 방열부를 갖는 반도체장치 및 그 제조방법
US7781265B2 (en) DFN semiconductor package having reduced electrical resistance
US5598031A (en) Electrically and thermally enhanced package using a separate silicon substrate
US20020185720A1 (en) Die-up ball grid array package with attached stiffener ring
WO2006074312A2 (en) Dual flat non-leaded semiconductor package
US4278991A (en) IC Package with heat sink and minimal cross-sectional area
US7102211B2 (en) Semiconductor device and hybrid integrated circuit device
JPH0314229B2 (ko)
JP2002076234A (ja) 樹脂封止型半導体装置
KR0119757Y1 (ko) 반도체 패키지
US7951651B2 (en) Dual flat non-leaded semiconductor package
KR0141945B1 (ko) 방열판을 갖는 리드 프레임 및 이를 이용한 반도체 패키지
KR19990086280A (ko) 반도체 패키지
JPH0210579B2 (ko)
JPH07106462A (ja) 半導体装置
JPH04241444A (ja) 半導体装置
JPS61168248A (ja) 樹脂封止型半導体装置
JPH04181764A (ja) 半導体集積回路装置
JPH03288465A (ja) リードフレーム、それを用いた半導体集積回路装置およびその実装構造
JPH02192150A (ja) 樹脂封止型半導体装置