JPH03113533U - - Google Patents
Info
- Publication number
- JPH03113533U JPH03113533U JP2291290U JP2291290U JPH03113533U JP H03113533 U JPH03113533 U JP H03113533U JP 2291290 U JP2291290 U JP 2291290U JP 2291290 U JP2291290 U JP 2291290U JP H03113533 U JPH03113533 U JP H03113533U
- Authority
- JP
- Japan
- Prior art keywords
- resistor
- input terminal
- level
- data input
- output terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Keying Circuit Devices (AREA)
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Description
第１図…本件考案の押ボタン反転回路の１実施
例による回路構成図、第２図…第１図の本件考案
に関係する動作状態図、第３図…従来の押ボタン
反転回路の回路構成図、第４図…従来の押ボタン
反転回路の動作状態図。
１…押ボタン、６…Ｒ−Ｓフリツプフロツプ、
９…ダイオード、１０…トランジスタ、Ｒ１…抵
抗、Ｒ２…抵抗、Ｒ３…抵抗、Ｃ…コンデンサ。
Fig. 1...Circuit configuration diagram according to one embodiment of the push button reversing circuit of the present invention, Fig. 2...Operation state diagram related to the present invention of Fig. 1, Fig. 3...Circuit configuration of a conventional push button reversing circuit. FIG. 4: An operating state diagram of a conventional push button reversing circuit. 1...Push button, 6...R-S flip-flop,
9...Diode, 10...Transistor, R1...Resistor, R2...Resistor, R3...Resistor, C...Capacitor.
Claims (1)
Ｌレベルの時にデータ入力端子ｂに加えるれてい
るＬ又はＨレベルの電圧を読み込みクロツク入力
端子ＣＬに加えられた電圧がＨレベルになつた時
に出力端子に出力し、反転出力端子Ｑ，には出
力端子がＨの時にはＬを、Ｌの時にはＨが出力さ
れるようなＲＳフリツプフロツプのデータ入力端
子Ｄと、反転出力端子の間を第、の抵抗Ｒ３で
接続しデータ入力端子Ｄとアースの間にコンデン
サＣを接続しクロツク入力端子ＣＬとデータ入力
端子Ｄの間は第２の抵抗Ｒ２とダイオード９で接
続し、データ入力端子Ｄと、出力端子Ｑの間はク
ロツク入力端子ＣＬがＨレベルの時にＯＮ動作す
るトランジスタ１０のコレクタＣとエミツタＥ及
び第１の抵抗Ｒ１で接続してなることを特徴とす
る押ボタン反転回路。 (2) 前記第１の抵抗Ｒ１と第２の抵抗Ｒ２と第
の抵抗Ｒ３の抵抗値は第１の抵抗＜＜第２の抵抗
＜＜第３の抵抗であることを特徴とする実用新案
登録請求の範囲第(1)項記載の押ボタン反転回路
。[Claims for Utility Model Registration] (1) When the voltage applied to the clock input terminal CL is at the L level, an L or H level voltage applied to the data input terminal b is read and applied to the clock input terminal CL. The data input terminal D of the RS flip-flop outputs an output terminal when the voltage becomes H level, and the inverting output terminal Q outputs an L signal when the output terminal is H level, and an H signal when the output terminal is L level. A second resistor R3 is connected between the output terminals, a capacitor C is connected between the data input terminal D and the ground, and a second resistor R2 and a diode 9 are connected between the clock input terminal CL and the data input terminal D. , the data input terminal D and the output terminal Q are connected by the collector C and emitter E of a transistor 10 that is turned ON when the clock input terminal CL is at H level, and a first resistor R1. Button inversion circuit. (2) Registration of a utility model characterized in that the resistance values of the first resistor R1, the second resistor R2, and the third resistor R3 are such that the first resistor<<second resistor<<third resistor. A pushbutton reversing circuit according to claim (1).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2291290U JPH0727698Y2 (en) | 1990-03-06 | 1990-03-06 | Pushbutton inversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2291290U JPH0727698Y2 (en) | 1990-03-06 | 1990-03-06 | Pushbutton inversion circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03113533U true JPH03113533U (en) | 1991-11-20 |
| JPH0727698Y2 JPH0727698Y2 (en) | 1995-06-21 |
Family
ID=31525919
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2291290U Expired - Lifetime JPH0727698Y2 (en) | 1990-03-06 | 1990-03-06 | Pushbutton inversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0727698Y2 (en) |
-
1990
- 1990-03-06 JP JP2291290U patent/JPH0727698Y2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0727698Y2 (en) | 1995-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0521445B2 (en) | ||
| JPH03113533U (en) | ||
| JPS63187425U (en) | ||
| JPS5843032U (en) | filter circuit | |
| JPS6020625U (en) | Stabilized power supply circuit | |
| JPS6157707U (en) | ||
| JPH0476736U (en) | ||
| JPH03115426U (en) | ||
| JPS6137632U (en) | switching output circuit | |
| JPH0377531U (en) | ||
| JPS6375874U (en) | ||
| JPS6355616U (en) | ||
| JPS6125657U (en) | Function generation circuit | |
| JPS6381515U (en) | ||
| JPS59122629U (en) | Digital circuit push button input device | |
| JPH0170429U (en) | ||
| JPH02101628U (en) | ||
| JPH0322417U (en) | ||
| JPH02146337U (en) | ||
| JPS60153014U (en) | Muting circuit | |
| JPS63171021U (en) | ||
| JPS6424600U (en) | ||
| JPH0353038U (en) | ||
| JPS6370735U (en) | ||
| JPS62169520U (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |