JPH0311143B2 - - Google Patents
Info
- Publication number
- JPH0311143B2 JPH0311143B2 JP57002574A JP257482A JPH0311143B2 JP H0311143 B2 JPH0311143 B2 JP H0311143B2 JP 57002574 A JP57002574 A JP 57002574A JP 257482 A JP257482 A JP 257482A JP H0311143 B2 JPH0311143 B2 JP H0311143B2
- Authority
- JP
- Japan
- Prior art keywords
- transmission
- register
- out shift
- character
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 claims description 71
- 230000015654 memory Effects 0.000 claims description 65
- 239000000872 buffer Substances 0.000 claims description 40
- 238000004891 communication Methods 0.000 claims description 26
- 238000012546 transfer Methods 0.000 claims description 6
- 238000000034 method Methods 0.000 description 11
- 238000012545 processing Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 4
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57002574A JPS58120347A (ja) | 1982-01-11 | 1982-01-11 | 回線アダプタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57002574A JPS58120347A (ja) | 1982-01-11 | 1982-01-11 | 回線アダプタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58120347A JPS58120347A (ja) | 1983-07-18 |
JPH0311143B2 true JPH0311143B2 (de) | 1991-02-15 |
Family
ID=11533139
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57002574A Granted JPS58120347A (ja) | 1982-01-11 | 1982-01-11 | 回線アダプタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58120347A (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06105922B2 (ja) * | 1986-08-08 | 1994-12-21 | 日本電気株式会社 | 通信制御装置 |
JPH06105923B2 (ja) * | 1986-08-08 | 1994-12-21 | 日本電気株式会社 | 通信制御装置 |
-
1982
- 1982-01-11 JP JP57002574A patent/JPS58120347A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58120347A (ja) | 1983-07-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6925512B2 (en) | Communication between two embedded processors | |
US6038607A (en) | Method and apparatus in a computer system having plural computers which cause the initiation of functions in each other using information contained in packets transferred between the computers | |
US5604866A (en) | Flow control system having a counter in transmitter for decrementing and incrementing based upon transmitting and received message size respectively for indicating free space in receiver | |
US5623606A (en) | Communication control method and apparatus for performing high speed transfer of data by controlling transfer starting times | |
US4637015A (en) | Packet transmission and reception via a shared DMA channel | |
US3904829A (en) | Demand driven multiplexing system | |
US20060047754A1 (en) | Mailbox interface between processors | |
US6363076B1 (en) | Phantom buffer for interfacing between buses of differing speeds | |
US5583894A (en) | Slip buffer for synchronizing data transfer between two devices | |
US5228129A (en) | Synchronous communication interface for reducing the effect of data processor latency | |
US5619653A (en) | Buffer device with resender | |
JPH0311143B2 (de) | ||
JPS6359042A (ja) | 通信インタ−フエイス装置 | |
JPS5819062A (ja) | 回線アダプタ | |
JP3192009B2 (ja) | 転送制御方式 | |
EP0285335B1 (de) | Datenübertragungssystem und - verfahren | |
JPH07281950A (ja) | データ記憶装置をアクセスする方法及びメモリアクセス制御装置 | |
JPH023345B2 (de) | ||
JP2625396B2 (ja) | 受信データ処理装置 | |
JPH03150943A (ja) | 通信装置 | |
JPH02141862A (ja) | データ転送制御方式 | |
JPH023343B2 (de) | ||
KR100208280B1 (ko) | 선입선출 제어부를 갖는 데이터 전송 장치 | |
CA1240752A (en) | Packet transmission and reception via a shared dma channel | |
JPH04270521A (ja) | 多重化チャネル受信装置 |