JPH0310976B2 - - Google Patents
Info
- Publication number
- JPH0310976B2 JPH0310976B2 JP19156584A JP19156584A JPH0310976B2 JP H0310976 B2 JPH0310976 B2 JP H0310976B2 JP 19156584 A JP19156584 A JP 19156584A JP 19156584 A JP19156584 A JP 19156584A JP H0310976 B2 JPH0310976 B2 JP H0310976B2
- Authority
- JP
- Japan
- Prior art keywords
- memory access
- bus
- memory
- request
- buffer device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19156584A JPS6170650A (ja) | 1984-09-14 | 1984-09-14 | メモリアクセス制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19156584A JPS6170650A (ja) | 1984-09-14 | 1984-09-14 | メモリアクセス制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6170650A JPS6170650A (ja) | 1986-04-11 |
JPH0310976B2 true JPH0310976B2 (enrdf_load_stackoverflow) | 1991-02-14 |
Family
ID=16276782
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19156584A Granted JPS6170650A (ja) | 1984-09-14 | 1984-09-14 | メモリアクセス制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6170650A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR980004877A (ko) | 1996-06-24 | 1998-03-30 | 김광호 | 메모리 억세스를 위한 우선순위 제어장치 및 방법 |
-
1984
- 1984-09-14 JP JP19156584A patent/JPS6170650A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6170650A (ja) | 1986-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58225432A (ja) | 要求バツフア装置 | |
US7350005B2 (en) | Handling interrupts in a system having multiple data processing units | |
JPS5938620B2 (ja) | メモリ−コントロ−ラ用優先順位指定装置 | |
US6567908B1 (en) | Method of and apparatus for processing information, and providing medium | |
EP0220990B1 (en) | Buffer storage control system | |
JPH0310976B2 (enrdf_load_stackoverflow) | ||
JPS594733B2 (ja) | キヨウツウバスセイギヨカイロ | |
EP0169909B1 (en) | Auxiliary memory device | |
US6625678B1 (en) | Livelock avoidance method | |
JP2587586B2 (ja) | データ転送方法 | |
JP2545936B2 (ja) | バスインターフェースユニット | |
JPH01305461A (ja) | バス使用権制御方式 | |
JP2505021B2 (ja) | 主記憶制御装置 | |
JP2837698B2 (ja) | ダイレクト・メモリ・アクセス制御装置 | |
JP3467188B2 (ja) | 多重化バスの順序保証システム | |
JPS63142456A (ja) | 情報処理装置 | |
JP2826466B2 (ja) | 並列コンピュータシステムの性能測定方式 | |
JPS6363939B2 (enrdf_load_stackoverflow) | ||
JPH05189311A (ja) | キャッシュメモリ・システム | |
JPH0512219A (ja) | プロセス転送方式 | |
JPH0376505B2 (enrdf_load_stackoverflow) | ||
JPH1185605A (ja) | 記憶制御装置 | |
JPS59226925A (ja) | バツフア制御装置 | |
JPH0434629A (ja) | メモリアクセス制御装置のビジーチェック方式 | |
JPS6257050A (ja) | 共有メモリ装置 |