JPH0284342U - - Google Patents

Info

Publication number
JPH0284342U
JPH0284342U JP16470488U JP16470488U JPH0284342U JP H0284342 U JPH0284342 U JP H0284342U JP 16470488 U JP16470488 U JP 16470488U JP 16470488 U JP16470488 U JP 16470488U JP H0284342 U JPH0284342 U JP H0284342U
Authority
JP
Japan
Prior art keywords
support member
integrated circuit
lead terminals
shape
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16470488U
Other languages
Japanese (ja)
Other versions
JPH0739244Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988164704U priority Critical patent/JPH0739244Y2/en
Publication of JPH0284342U publication Critical patent/JPH0284342U/ja
Application granted granted Critical
Publication of JPH0739244Y2 publication Critical patent/JPH0739244Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の実施例を示す断面図、第2図
は本実施例で用いる支持部材の斜視図、第3図は
従来例を示す断面図である。 1……混成集積回路基板、2……回路素子、3
……リード端子、4……支持部材、5……ケース
材。
FIG. 1 is a sectional view showing an embodiment of the present invention, FIG. 2 is a perspective view of a support member used in this embodiment, and FIG. 3 is a sectional view showing a conventional example. 1... Hybrid integrated circuit board, 2... Circuit element, 3
... Lead terminal, 4 ... Supporting member, 5 ... Case material.

Claims (1)

【実用新案登録請求の範囲】 (1) 所望形状の導電路が形成された混成集積回
路基板と、 前記導電路が延在され前記基板の周端部に設け
られた複数の固着パツドと、 前記固着パツドに固着され、垂直方向に延在さ
れると共に水平方向に略直角に折曲げられた複数
のリード端子と、 前記リード端子と一体化され、前記リード端子
を支持するための支持部材と、 前記基板上に設けられた複数の回路素子を密封
封止するためのケース材とを備えたことを特徴と
する混成集積回路。 (2) 前記複数のリード端子は前記支持部材によ
つて所定間隔離間配置され一体化されていること
を特徴とする請求項1記載の混成集積回路。 (3) 前記支持部材はL字状に形成され、前記L
字状の一辺は前記リード端子の水平部分と一体化
され、他辺は前記リード端子の垂直部分と離間さ
れ且つ、前記他辺の先端が前記基板と当接されて
なることを特徴とする請求項1記載の混成集積回
路。
[Claims for Utility Model Registration] (1) A hybrid integrated circuit board on which a conductive path of a desired shape is formed; a plurality of fixing pads provided on the peripheral edge of the substrate from which the conductive path extends; a plurality of lead terminals fixed to the fixing pad, extending in the vertical direction and bent at substantially right angles in the horizontal direction; a support member integrated with the lead terminals and supporting the lead terminals; A hybrid integrated circuit comprising: a case material for hermetically sealing a plurality of circuit elements provided on the substrate. (2) The hybrid integrated circuit according to claim 1, wherein the plurality of lead terminals are arranged at predetermined intervals and integrated by the support member. (3) The support member is formed in an L shape, and the support member is formed in an L shape.
One side of the letter shape is integrated with the horizontal portion of the lead terminal, the other side is separated from the vertical portion of the lead terminal, and the tip of the other side is in contact with the substrate. The hybrid integrated circuit according to item 1.
JP1988164704U 1988-12-20 1988-12-20 Hybrid integrated circuit device Expired - Lifetime JPH0739244Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988164704U JPH0739244Y2 (en) 1988-12-20 1988-12-20 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988164704U JPH0739244Y2 (en) 1988-12-20 1988-12-20 Hybrid integrated circuit device

Publications (2)

Publication Number Publication Date
JPH0284342U true JPH0284342U (en) 1990-06-29
JPH0739244Y2 JPH0739244Y2 (en) 1995-09-06

Family

ID=31450548

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988164704U Expired - Lifetime JPH0739244Y2 (en) 1988-12-20 1988-12-20 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JPH0739244Y2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6329947U (en) * 1986-08-08 1988-02-27

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58214267A (en) * 1982-06-07 1983-12-13 Mitsubishi Electric Corp Cathode-ray tube for light source

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6329947U (en) * 1986-08-08 1988-02-27

Also Published As

Publication number Publication date
JPH0739244Y2 (en) 1995-09-06

Similar Documents

Publication Publication Date Title
JPH0284342U (en)
JPH0320986Y2 (en)
JPH0242472U (en)
JPS6448068U (en)
JPH0298674U (en)
JPS6185177U (en)
JPS6385893U (en)
JPH0256356U (en)
JPH0279582U (en)
JPS63131162U (en)
JPS63201330U (en)
JPS6343430U (en)
JPS62192664U (en)
JPS6197876U (en)
JPS6457669U (en)
JPH01157542A (en) Tape carrier
JPS63121488U (en)
JPH0244396U (en)
JPH0420236U (en)
JPS63131171U (en)
JPH0234053U (en)
JPS6349254U (en)
JPS61119344U (en)
JPS62182579U (en)
JPS6217177U (en)