JPH028331B2 - - Google Patents
Info
- Publication number
- JPH028331B2 JPH028331B2 JP20892584A JP20892584A JPH028331B2 JP H028331 B2 JPH028331 B2 JP H028331B2 JP 20892584 A JP20892584 A JP 20892584A JP 20892584 A JP20892584 A JP 20892584A JP H028331 B2 JPH028331 B2 JP H028331B2
- Authority
- JP
- Japan
- Prior art keywords
- operand
- address
- register
- bytes
- adder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20892584A JPS61100835A (ja) | 1984-10-04 | 1984-10-04 | 移動命令論理比較命令処理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20892584A JPS61100835A (ja) | 1984-10-04 | 1984-10-04 | 移動命令論理比較命令処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61100835A JPS61100835A (ja) | 1986-05-19 |
| JPH028331B2 true JPH028331B2 (enExample) | 1990-02-23 |
Family
ID=16564395
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20892584A Granted JPS61100835A (ja) | 1984-10-04 | 1984-10-04 | 移動命令論理比較命令処理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61100835A (enExample) |
-
1984
- 1984-10-04 JP JP20892584A patent/JPS61100835A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61100835A (ja) | 1986-05-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2678183B2 (ja) | デジタルプロセッサ制御装置および実行時記憶割当ての方法 | |
| EP0114304B1 (en) | Vector processing hardware assist and method | |
| JPH0248931B2 (enExample) | ||
| JPH0414385B2 (enExample) | ||
| JPH0410108B2 (enExample) | ||
| US5390306A (en) | Pipeline processing system and microprocessor using the system | |
| JPH0363092B2 (enExample) | ||
| JPS6137654B2 (enExample) | ||
| JPH034936B2 (enExample) | ||
| JPH0289132A (ja) | 論理アドレス生成方式 | |
| JPH028331B2 (enExample) | ||
| JPS601655B2 (ja) | デ−タプリフェツチ方式 | |
| JPH0544049B2 (enExample) | ||
| JPS61110240A (ja) | 最適化コンパイラ | |
| US5854919A (en) | Processor and its operation processing method for processing operation having bit width exceeding data width of bit storage unit | |
| JP3490191B2 (ja) | 計算機 | |
| JPH06162067A (ja) | ベクトル命令制御装置および制御方法 | |
| JPS6327746B2 (enExample) | ||
| JPS61100836A (ja) | 移動命令論理比較命令処理方式 | |
| US5524221A (en) | Next instruction pointer calculation system for a microcomputer | |
| JP2576589B2 (ja) | 仮想記憶アクセス制御方式 | |
| JPS60178539A (ja) | 情報処理装置におけるバイパス制御方式 | |
| JP3124361B2 (ja) | メモリデータロード装置 | |
| JP2522564B2 (ja) | プログラマブルコントロ―ラ | |
| JPH0385636A (ja) | 命令先行制御装置 |