JPH0275872U - - Google Patents
Info
- Publication number
- JPH0275872U JPH0275872U JP15540488U JP15540488U JPH0275872U JP H0275872 U JPH0275872 U JP H0275872U JP 15540488 U JP15540488 U JP 15540488U JP 15540488 U JP15540488 U JP 15540488U JP H0275872 U JPH0275872 U JP H0275872U
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- signal
- horizontal
- circuit
- clamping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000926 separation method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Picture Signal Circuits (AREA)
Description
第１図及び第２図は夫々本考案のクランプパル
ス発生回路の一実施例回路図及び動作説明用信号
波形図（タイミングチヤート）、第３図及び第４
図は夫々従来のクランプ回路の回路構成図及び各
部の信号波形図である。
２……同期分離回路、３……微分回路、４……
加算器、８……振幅制限回路、９……尖頭値クラ
ンプ回路、１０……クランプパルス発生回路、Ｃ
１……コンデンサ、Ｄ１……ダイオード、Ｅ１…
…ＤＣ電圧源、ｎ１……複合映像信号入力端子
、ｎ２……水平帰線パルス入力端子、Ｏｕｔ…
…出力端子、Ｑ１〜Ｑ４……ＮＰＮトランジスタ
、Ｑ５……ＰＮＰトランジスタ、Ｒ１〜Ｒ５……
抵抗。
1 and 2 are a circuit diagram of an embodiment of the clamp pulse generation circuit of the present invention, a signal waveform diagram (timing chart) for explaining the operation, and FIGS. 3 and 4, respectively.
The figures are a circuit configuration diagram and a signal waveform diagram of each part of a conventional clamp circuit, respectively. 2... Synchronous separation circuit, 3... Differential circuit, 4...
Adder, 8... Amplitude limiting circuit, 9... Peak value clamp circuit, 10... Clamp pulse generation circuit, C
1 ... Capacitor, D 1 ... Diode, E 1 ...
...DC voltage source, n 1 ... Composite video signal input terminal, n 2 ... Horizontal retrace pulse input terminal, Out...
...Output terminal, Q1 to Q4 ...NPN transistor, Q5 ...PNP transistor, R1 to R5 ...
resistance.
Claims (1)
プするクランプパルス発生回路において、該映像
信号中の水平同期信号を分離する同期分離回路と
、該分離された水平同期信号に由来する新たなパ
ルスを形成するパルス形成手段（微分回路）と、
上記水平帰線パルスの振幅を制限する振幅制限回
路と、該振幅制限された水平帰線パルスと上記パ
ルス形成手段の出力パルスとを加算して該出力パ
ルスの方が突出した形の信号を作る加算器と、該
加算器の出力信号の尖頭値でクランプするクラン
プ手段と、該クランプ後の信号の水平同期信号に
由来するパルス部分にスレシユホールド電圧を設
けたスイツチング手段とを備えて構成したことを
特徴とするクランプパルス発生回路。 A clamp pulse generation circuit that inputs a horizontal retrace pulse and clamps a video signal includes a sync separation circuit that separates a horizontal sync signal in the video signal, and a sync separation circuit that separates a horizontal sync signal in the video signal, and generates a new pulse derived from the separated horizontal sync signal. A pulse forming means (differential circuit) to form;
an amplitude limiting circuit that limits the amplitude of the horizontal retrace pulse, and adds the amplitude-limited horizontal retrace pulse and the output pulse of the pulse forming means to create a signal in which the output pulse is more prominent. An adder, a clamping means for clamping at the peak value of the output signal of the adder, and a switching means for providing a threshold voltage on the pulse portion derived from the horizontal synchronization signal of the signal after the clamping. A clamp pulse generation circuit characterized by:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15540488U JPH0275872U (en) | 1988-11-29 | 1988-11-29 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15540488U JPH0275872U (en) | 1988-11-29 | 1988-11-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0275872U true JPH0275872U (en) | 1990-06-11 |
Family
ID=31433005
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15540488U Pending JPH0275872U (en) | 1988-11-29 | 1988-11-29 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0275872U (en) |
-
1988
- 1988-11-29 JP JP15540488U patent/JPH0275872U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0275872U (en) | ||
| JPH024365U (en) | ||
| JPH0193877U (en) | ||
| JPS6214859U (en) | ||
| JPS6121183U (en) | Dropout compensation circuit | |
| JPH05145787A (en) | Synchronizing separator circuit | |
| JPS6442661U (en) | ||
| JPS63576U (en) | ||
| JPS5914454U (en) | Video signal processing device | |
| JPS6293863U (en) | ||
| JPS62201576U (en) | ||
| JPH024364U (en) | ||
| JPH0327678A (en) | Clamp circuit | |
| JPH02126468U (en) | ||
| JPH033890U (en) | ||
| JPS621481U (en) | ||
| JPS63152362U (en) | ||
| JPH0476786U (en) | ||
| JPS60160662U (en) | pedestal clamp circuit | |
| JPS6454464U (en) | ||
| JPS62155573U (en) | ||
| JPS6429974U (en) | ||
| JPH03101079U (en) | ||
| JPH03151769A (en) | Clamp pulse generating circuit | |
| JPS633668U (en) |