JPH02730B2 - - Google Patents
Info
- Publication number
- JPH02730B2 JPH02730B2 JP7073779A JP7073779A JPH02730B2 JP H02730 B2 JPH02730 B2 JP H02730B2 JP 7073779 A JP7073779 A JP 7073779A JP 7073779 A JP7073779 A JP 7073779A JP H02730 B2 JPH02730 B2 JP H02730B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- output
- register
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012546 transfer Methods 0.000 claims description 15
- 238000006243 chemical reaction Methods 0.000 claims description 10
- 238000000034 method Methods 0.000 claims description 2
- 238000012360 testing method Methods 0.000 description 18
- 238000012545 processing Methods 0.000 description 7
- UCTWMZQNUQWSLP-VIFPVBQESA-N (R)-adrenaline Chemical group CNC[C@H](O)C1=CC=C(O)C(O)=C1 UCTWMZQNUQWSLP-VIFPVBQESA-N 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000004913 activation Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7073779A JPS55164921A (en) | 1979-06-06 | 1979-06-06 | Interface conversion unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7073779A JPS55164921A (en) | 1979-06-06 | 1979-06-06 | Interface conversion unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55164921A JPS55164921A (en) | 1980-12-23 |
| JPH02730B2 true JPH02730B2 (sv) | 1990-01-09 |
Family
ID=13440125
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7073779A Granted JPS55164921A (en) | 1979-06-06 | 1979-06-06 | Interface conversion unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55164921A (sv) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0529149U (ja) * | 1991-09-24 | 1993-04-16 | 山形日本電気株式会社 | 真空ピンセツト |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0275048A (ja) * | 1988-09-12 | 1990-03-14 | Matsushita Electric Ind Co Ltd | チャンネル接続ｓｃｓｉインタフェース装置 |
-
1979
- 1979-06-06 JP JP7073779A patent/JPS55164921A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0529149U (ja) * | 1991-09-24 | 1993-04-16 | 山形日本電気株式会社 | 真空ピンセツト |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55164921A (en) | 1980-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0063334B1 (en) | Data processing apparatus for a multiprocessor system | |
| US4001784A (en) | Data processing system having a plurality of input/output channels and physical resources dedicated to distinct and interruptible service levels | |
| US20070240011A1 (en) | FIFO memory data pipelining system and method for increasing I²C bus speed | |
| US5228127A (en) | Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors | |
| AU7726081A (en) | Improved system for interrupt arbitration | |
| US4237533A (en) | Preventing initial program load failures | |
| US3828326A (en) | Adapter for interfacing a programmable controller to a data processor channel | |
| JPH02730B2 (sv) | ||
| JP3110024B2 (ja) | メモリ制御システム | |
| JP2803270B2 (ja) | Ｓｃｓｉホストアダプタ回路 | |
| JP2667285B2 (ja) | 割込制御装置 | |
| JPH05225114A (ja) | Ｉｏ制御装置 | |
| JP2824890B2 (ja) | Ｓｃｓｉプロトコル制御装置 | |
| JPH056333A (ja) | マルチプロセサシステム | |
| JP2504515B2 (ja) | テスト・チャネル命令の実行制御方式 | |
| JPH0511339B2 (sv) | ||
| JPS6146545A (ja) | 入出力命令制御方法 | |
| JPS62190544A (ja) | プログラマブル・コントロ−ラの上位リンクユニツト | |
| CN111143141A (zh) | 一种状态机设置方法及系统 | |
| JPH01248264A (ja) | システムバス競合制御方式 | |
| JPH0432421B2 (sv) | ||
| JPS584365B2 (ja) | リセツト制御システム | |
| JPS62204354A (ja) | 入出力命令制御方式 | |
| JPS6245575B2 (sv) | ||
| JPS6223894B2 (sv) |