JPH0267414U - - Google Patents
Info
- Publication number
- JPH0267414U JPH0267414U JP12706288U JP12706288U JPH0267414U JP H0267414 U JPH0267414 U JP H0267414U JP 12706288 U JP12706288 U JP 12706288U JP 12706288 U JP12706288 U JP 12706288U JP H0267414 U JPH0267414 U JP H0267414U
- Authority
- JP
- Japan
- Prior art keywords
- address
- circuit
- signal processing
- digital signal
- processing processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000013500 data storage Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 4
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12706288U JPH0267414U (pt) | 1988-09-30 | 1988-09-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12706288U JPH0267414U (pt) | 1988-09-30 | 1988-09-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0267414U true JPH0267414U (pt) | 1990-05-22 |
Family
ID=31379146
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12706288U Pending JPH0267414U (pt) | 1988-09-30 | 1988-09-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0267414U (pt) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0454632A (ja) * | 1990-06-22 | 1992-02-21 | Hitachi Ltd | 演算制御icおよび情報処理装置 |
-
1988
- 1988-09-30 JP JP12706288U patent/JPH0267414U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0454632A (ja) * | 1990-06-22 | 1992-02-21 | Hitachi Ltd | 演算制御icおよび情報処理装置 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60150700U (ja) | 電源アップ,ダウン時のram保持機能を有するマイクロプロセッサ | |
JPH0267414U (pt) | ||
JP2919357B2 (ja) | Cpuインタフェース回路 | |
JPS6034159Y2 (ja) | 変換回路 | |
JPS6220043A (ja) | マルチプロセツサ用非同期同時アクセスの可能なランダムアクセスメモリ− | |
JPS5851333U (ja) | プログラム処理装置 | |
JPH0137019B2 (pt) | ||
JPS61129791A (ja) | プログラム格納用外部記憶媒体及び外部記憶媒体用コンピユ−タシステム | |
JPH0270249U (pt) | ||
JPH0536550U (ja) | メモリカード制御方式 | |
JPS6125653U (ja) | 画情報処理装置 | |
JPS6020099U (ja) | P−rom書込器 | |
JPS6320248U (pt) | ||
JPH01279353A (ja) | 拡張ボード初期設定方式 | |
JPS59119664U (ja) | 複写用卓上入力装置 | |
JPS60175399U (ja) | Eepromの書き込み電圧制御回路 | |
JPS556679A (en) | Check system of error control circuit | |
JPH0452247U (pt) | ||
JPS60642U (ja) | 入出力制御装置 | |
JPS6124900U (ja) | 選択回路 | |
JPH11338992A (ja) | Pcカード | |
JPS6133149U (ja) | 誤り情報除去装置 | |
JPH04239346A (ja) | 属性付データファイル装置 | |
JPH0420142U (pt) | ||
JPS6214536U (pt) |