JPH026261B2 - - Google Patents

Info

Publication number
JPH026261B2
JPH026261B2 JP59119933A JP11993384A JPH026261B2 JP H026261 B2 JPH026261 B2 JP H026261B2 JP 59119933 A JP59119933 A JP 59119933A JP 11993384 A JP11993384 A JP 11993384A JP H026261 B2 JPH026261 B2 JP H026261B2
Authority
JP
Japan
Prior art keywords
signal
transmission
circuit
clock
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59119933A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60264135A (ja
Inventor
Terue Yanagisawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iwatsu Electric Co Ltd
Original Assignee
Iwatsu Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iwatsu Electric Co Ltd filed Critical Iwatsu Electric Co Ltd
Priority to JP59119933A priority Critical patent/JPS60264135A/ja
Publication of JPS60264135A publication Critical patent/JPS60264135A/ja
Publication of JPH026261B2 publication Critical patent/JPH026261B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/06Speed or phase control by synchronisation signals the synchronisation signals differing from the information signals in amplitude, polarity or frequency or length
    • H04L7/065Speed or phase control by synchronisation signals the synchronisation signals differing from the information signals in amplitude, polarity or frequency or length and superimposed by modulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59119933A 1984-06-13 1984-06-13 スプリツトフエ−ズ符号を用いるデ−タ伝送方式 Granted JPS60264135A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59119933A JPS60264135A (ja) 1984-06-13 1984-06-13 スプリツトフエ−ズ符号を用いるデ−タ伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59119933A JPS60264135A (ja) 1984-06-13 1984-06-13 スプリツトフエ−ズ符号を用いるデ−タ伝送方式

Publications (2)

Publication Number Publication Date
JPS60264135A JPS60264135A (ja) 1985-12-27
JPH026261B2 true JPH026261B2 (enrdf_load_html_response) 1990-02-08

Family

ID=14773757

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59119933A Granted JPS60264135A (ja) 1984-06-13 1984-06-13 スプリツトフエ−ズ符号を用いるデ−タ伝送方式

Country Status (1)

Country Link
JP (1) JPS60264135A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS60264135A (ja) 1985-12-27

Similar Documents

Publication Publication Date Title
US3980825A (en) System for the transmission of split-phase Manchester coded bivalent information signals
US3902161A (en) Digital synchronizer system for remotely synchronizing operation of multiple energy sources and the like
US3705398A (en) Digital format converter
US3819853A (en) System for synchronous data transmission through a digital transmission channel
US4052558A (en) Data transmission system
KR100306938B1 (ko) 직렬 데이터와 클록 신호를 합성하는 방법 및 장치
US4740998A (en) Clock recovery circuit and method
US4153814A (en) Transition coding method for synchronous binary information and encoder and decoder employing the method
US4887269A (en) Apparatus for the reception of radio broadcasted digital signals
JPS60145745A (ja) バイフェーズ符号クロック抽出回路
US4759040A (en) Digital synchronizing circuit
JPH026261B2 (enrdf_load_html_response)
EP0284164B1 (en) Decoding unit for CMI-encoded signals
KR100285538B1 (ko) 주파수 가변 맨체스터 코딩 시스템
RU16809U1 (ru) Устройство синхронизации и декодирования
JPS632444A (ja) フェ−ズコヒレント復調器
JP2752654B2 (ja) スクランブル化符号のデータ伝送方式
JP3248382B2 (ja) Fmデコーダ
SU1555889A2 (ru) Адаптивное устройство дл дуплексной передачи цифровой информации
KR100257372B1 (ko) 디퍼런셜 코드를 이용한 신호복원회로
JP3088433B2 (ja) Msk復調装置
JP2682155B2 (ja) Crv検出回路
JP3008659B2 (ja) Cmi符号信号のクロック抽出回路
SU836811A1 (ru) Устройство синхронизации цифровой радиотелемет-РичЕСКОй СиСТЕМы
SU987842A2 (ru) Цифровой демодул тор частотно-манипулированных сигналов