JPH0256852B2 - - Google Patents

Info

Publication number
JPH0256852B2
JPH0256852B2 JP57189006A JP18900682A JPH0256852B2 JP H0256852 B2 JPH0256852 B2 JP H0256852B2 JP 57189006 A JP57189006 A JP 57189006A JP 18900682 A JP18900682 A JP 18900682A JP H0256852 B2 JPH0256852 B2 JP H0256852B2
Authority
JP
Japan
Prior art keywords
circuit
input
flip
signal
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57189006A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5979630A (ja
Inventor
Kazutaka Mori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57189006A priority Critical patent/JPS5979630A/ja
Publication of JPS5979630A publication Critical patent/JPS5979630A/ja
Publication of JPH0256852B2 publication Critical patent/JPH0256852B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Landscapes

  • Logic Circuits (AREA)
JP57189006A 1982-10-29 1982-10-29 論理回路 Granted JPS5979630A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57189006A JPS5979630A (ja) 1982-10-29 1982-10-29 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57189006A JPS5979630A (ja) 1982-10-29 1982-10-29 論理回路

Publications (2)

Publication Number Publication Date
JPS5979630A JPS5979630A (ja) 1984-05-08
JPH0256852B2 true JPH0256852B2 (enrdf_load_stackoverflow) 1990-12-03

Family

ID=16233717

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57189006A Granted JPS5979630A (ja) 1982-10-29 1982-10-29 論理回路

Country Status (1)

Country Link
JP (1) JPS5979630A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5557225A (en) * 1994-12-30 1996-09-17 Intel Corporation Pulsed flip-flop circuit

Also Published As

Publication number Publication date
JPS5979630A (ja) 1984-05-08

Similar Documents

Publication Publication Date Title
US5987081A (en) Method and apparatus for a testable high frequency synchronizer
US5905766A (en) Synchronizer, method and system for transferring data
US4575644A (en) Circuit for prevention of the metastable state in flip-flops
US5128970A (en) Non-return to zero synchronizer
KR890005745A (ko) 내-준안전성 플립-플롭 및 준안정 상태발생 가능성을 감소시키기 위한 방법
US5357613A (en) Time-domain boundary buffer method and apparatus
JPS6083166A (ja) 半導体集積回路装置
US4409671A (en) Data processor having single clock pin
EP0953987A3 (en) Synchronous semiconductor storage device
US6097775A (en) Method and apparatus for synchronously transferring signals between clock domains
EP0225512B1 (en) Digital free-running clock synchronizer
JPH0256852B2 (enrdf_load_stackoverflow)
JP2684806B2 (ja) 集積回路
US6205192B1 (en) Clock input control circuit
JPH0636054A (ja) ワンチップマイクロコンピュータ
JP3458406B2 (ja) インターフェース回路
KR950008661B1 (ko) 버스 다중화 회로
US6255869B1 (en) Method and apparatus for system resource negotiation
JP4727799B2 (ja) 半導体集積回路及び外部信号の取り込み方法
US4809302A (en) Clock injector circuit
JPS61269515A (ja) 半導体集積回路装置
US5097158A (en) Digital noise feedthrough reducer and synchronizer for mixed-signal integrated circuit
CN118535515B (zh) 一种usb通信方法及装置
KR900005452B1 (ko) 마이크로 프로세서의 데이터 처리속도를 개선한 회로
US5539887A (en) Input buffer circuit for a microprocessor which prevents improper data input