JPH0254956B2 - - Google Patents
Info
- Publication number
- JPH0254956B2 JPH0254956B2 JP63137615A JP13761588A JPH0254956B2 JP H0254956 B2 JPH0254956 B2 JP H0254956B2 JP 63137615 A JP63137615 A JP 63137615A JP 13761588 A JP13761588 A JP 13761588A JP H0254956 B2 JPH0254956 B2 JP H0254956B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- bit
- signal
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Dram (AREA)
Applications Claiming Priority (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/567,039 US4689741A (en) | 1983-12-30 | 1983-12-30 | Video system having a dual-port memory with inhibited random access during transfer cycles |
US567038 | 1983-12-30 | ||
US567110 | 1983-12-30 | ||
US567039 | 1983-12-30 | ||
US567040 | 1983-12-30 | ||
US06/567,110 US4747081A (en) | 1983-12-30 | 1983-12-30 | Video display system using memory with parallel and serial access employing serial shift registers selected by column address |
US06/567,038 US4720819A (en) | 1983-12-30 | 1983-12-30 | Method and apparatus for clearing the memory of a video computer |
US06/567,040 US4639890A (en) | 1983-12-30 | 1983-12-30 | Video display system using memory with parallel and serial access employing selectable cascaded serial shift registers |
US06/566,860 US4688197A (en) | 1983-12-30 | 1983-12-30 | Control of data access to memory for improved video system |
US566860 | 1983-12-30 | ||
US06/567,111 US4663735A (en) | 1983-12-30 | 1983-12-30 | Random/serial access mode selection circuit for a video memory system |
US567111 | 1990-08-14 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59282126A Division JPS6111791A (ja) | 1983-12-30 | 1984-12-27 | メモリデバイス |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01193792A JPH01193792A (ja) | 1989-08-03 |
JPH0254956B2 true JPH0254956B2 (en, 2012) | 1990-11-26 |
Family
ID=27560139
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63137615A Granted JPH01193792A (ja) | 1983-12-30 | 1988-06-06 | メモリ装置及びそれを用いたコンピュータシステム |
JP63137616A Pending JPH01193793A (ja) | 1983-12-30 | 1988-06-06 | メモリ装置 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63137616A Pending JPH01193793A (ja) | 1983-12-30 | 1988-06-06 | メモリ装置 |
Country Status (1)
Country | Link |
---|---|
JP (2) | JPH01193792A (en, 2012) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0481534B1 (en) * | 1984-07-23 | 1998-01-14 | Texas Instruments Incorporated | Video system |
-
1988
- 1988-06-06 JP JP63137615A patent/JPH01193792A/ja active Granted
- 1988-06-06 JP JP63137616A patent/JPH01193793A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH01193792A (ja) | 1989-08-03 |
JPH01193793A (ja) | 1989-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0210434B2 (en, 2012) | ||
US4747081A (en) | Video display system using memory with parallel and serial access employing serial shift registers selected by column address | |
US4639890A (en) | Video display system using memory with parallel and serial access employing selectable cascaded serial shift registers | |
US5163024A (en) | Video display system using memory with parallel and serial access employing serial shift registers selected by column address | |
US4663735A (en) | Random/serial access mode selection circuit for a video memory system | |
US4689741A (en) | Video system having a dual-port memory with inhibited random access during transfer cycles | |
EP0107010B1 (en) | Video display system using serial/parallel acces memories | |
US5210639A (en) | Dual-port memory with inhibited random access during transfer cycles with serial access | |
US4897818A (en) | Dual-port memory with inhibited random access during transfer cycles | |
US5129059A (en) | Graphics processor with staggered memory timing | |
US5917770A (en) | Semiconductor memory device for temporarily storing digital image data | |
US4723226A (en) | Video display system using serial/parallel access memories | |
US5218274A (en) | Flat panel display controller using dual-port memory | |
EP0398510B1 (en) | Video random access memory | |
US4720819A (en) | Method and apparatus for clearing the memory of a video computer | |
JPS5823373A (ja) | 画像メモリ装置 | |
JPH06167958A (ja) | 記憶装置 | |
JPH0254956B2 (en, 2012) | ||
JPH06102842A (ja) | 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム | |
JPH0844617A (ja) | 画像処理装置 | |
JPH02250183A (ja) | 図形描画装置におけるメモリとのインターフェース方法およびその装置 | |
JPS62127975A (ja) | 画像メモリ制御装置 | |
JPH04362692A (ja) | マルチポートメモリ | |
JPS6318393A (ja) | 画像処理装置 |