JPH01193792A - メモリ装置及びそれを用いたコンピュータシステム - Google Patents
メモリ装置及びそれを用いたコンピュータシステムInfo
- Publication number
- JPH01193792A JPH01193792A JP63137615A JP13761588A JPH01193792A JP H01193792 A JPH01193792 A JP H01193792A JP 63137615 A JP63137615 A JP 63137615A JP 13761588 A JP13761588 A JP 13761588A JP H01193792 A JPH01193792 A JP H01193792A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- signal
- bit
- shift register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dram (AREA)
Applications Claiming Priority (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US567110 | 1983-12-30 | ||
US567038 | 1983-12-30 | ||
US566860 | 1983-12-30 | ||
US06/566,860 US4688197A (en) | 1983-12-30 | 1983-12-30 | Control of data access to memory for improved video system |
US06/567,040 US4639890A (en) | 1983-12-30 | 1983-12-30 | Video display system using memory with parallel and serial access employing selectable cascaded serial shift registers |
US06/567,039 US4689741A (en) | 1983-12-30 | 1983-12-30 | Video system having a dual-port memory with inhibited random access during transfer cycles |
US567111 | 1983-12-30 | ||
US567040 | 1983-12-30 | ||
US567039 | 1983-12-30 | ||
US06/567,110 US4747081A (en) | 1983-12-30 | 1983-12-30 | Video display system using memory with parallel and serial access employing serial shift registers selected by column address |
US06/567,038 US4720819A (en) | 1983-12-30 | 1983-12-30 | Method and apparatus for clearing the memory of a video computer |
US06/567,111 US4663735A (en) | 1983-12-30 | 1983-12-30 | Random/serial access mode selection circuit for a video memory system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59282126A Division JPS6111791A (ja) | 1983-12-30 | 1984-12-27 | メモリデバイス |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01193792A true JPH01193792A (ja) | 1989-08-03 |
JPH0254956B2 JPH0254956B2 (en, 2012) | 1990-11-26 |
Family
ID=27560139
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63137616A Pending JPH01193793A (ja) | 1983-12-30 | 1988-06-06 | メモリ装置 |
JP63137615A Granted JPH01193792A (ja) | 1983-12-30 | 1988-06-06 | メモリ装置及びそれを用いたコンピュータシステム |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63137616A Pending JPH01193793A (ja) | 1983-12-30 | 1988-06-06 | メモリ装置 |
Country Status (1)
Country | Link |
---|---|
JP (2) | JPH01193793A (en, 2012) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05281934A (ja) * | 1984-07-23 | 1993-10-29 | Texas Instr Inc <Ti> | データ処理装置 |
-
1988
- 1988-06-06 JP JP63137616A patent/JPH01193793A/ja active Pending
- 1988-06-06 JP JP63137615A patent/JPH01193792A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05281934A (ja) * | 1984-07-23 | 1993-10-29 | Texas Instr Inc <Ti> | データ処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH01193793A (ja) | 1989-08-03 |
JPH0254956B2 (en, 2012) | 1990-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4747081A (en) | Video display system using memory with parallel and serial access employing serial shift registers selected by column address | |
US5163024A (en) | Video display system using memory with parallel and serial access employing serial shift registers selected by column address | |
US4639890A (en) | Video display system using memory with parallel and serial access employing selectable cascaded serial shift registers | |
US4663735A (en) | Random/serial access mode selection circuit for a video memory system | |
JPH0210434B2 (en, 2012) | ||
US4689741A (en) | Video system having a dual-port memory with inhibited random access during transfer cycles | |
US5210639A (en) | Dual-port memory with inhibited random access during transfer cycles with serial access | |
EP0371959B1 (en) | Electronic system for video display | |
US4897818A (en) | Dual-port memory with inhibited random access during transfer cycles | |
US5129059A (en) | Graphics processor with staggered memory timing | |
US4723226A (en) | Video display system using serial/parallel access memories | |
US4745407A (en) | Memory organization apparatus and method | |
JPS6323553B2 (en, 2012) | ||
US4720819A (en) | Method and apparatus for clearing the memory of a video computer | |
JPS6334471B2 (en, 2012) | ||
EP0398510A2 (en) | Video random access memory | |
JPS61233776A (ja) | ビデオ装置 | |
JPH01193792A (ja) | メモリ装置及びそれを用いたコンピュータシステム | |
JPH06167958A (ja) | 記憶装置 | |
JPH06102842A (ja) | 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム | |
JPH0544680B2 (en, 2012) | ||
EP0121810A2 (en) | Microprocessor | |
JPH04285790A (ja) | テレビ電話機用フレームメモリ装置 | |
JPH0397192A (ja) | 半導体記憶装置 | |
JPS62127975A (ja) | 画像メモリ制御装置 |