JPH0253982B2 - - Google Patents
Info
- Publication number
- JPH0253982B2 JPH0253982B2 JP50006783A JP50006783A JPH0253982B2 JP H0253982 B2 JPH0253982 B2 JP H0253982B2 JP 50006783 A JP50006783 A JP 50006783A JP 50006783 A JP50006783 A JP 50006783A JP H0253982 B2 JPH0253982 B2 JP H0253982B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- signal
- nand gate
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 description 46
- 230000004044 response Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 230000000977 initiatory effect Effects 0.000 description 2
- 108010076504 Protein Sorting Signals Proteins 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Communication Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1983/001807 WO1984002243A1 (en) | 1982-11-23 | 1983-11-18 | Speed independent selector switch employing m-out-of-n codes |
| US444063 | 1989-11-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59502089A JPS59502089A (ja) | 1984-12-13 |
| JPH0253982B2 true JPH0253982B2 (enExample) | 1990-11-20 |
Family
ID=22175585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP50006783A Granted JPS59502089A (ja) | 1982-11-23 | 1983-11-18 | N個のうちのm個のコ−ドを用いる速度自在選択スイッチ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59502089A (enExample) |
-
1983
- 1983-11-18 JP JP50006783A patent/JPS59502089A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59502089A (ja) | 1984-12-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4518960A (en) | Speed independent selector switch employing M-out-of-N codes | |
| US6243378B1 (en) | Method and apparatus for minimizing contention losses in networks | |
| US4498133A (en) | Selector switch for a concurrent network of processors | |
| EP0104802A2 (en) | Five port module as a node in an asynchronous speed independent network of concurrent processors | |
| JPS61214694A (ja) | データ伝送のスイッチング装置 | |
| JPH06261052A (ja) | 共用バスのフロー制御装置 | |
| TW200530822A (en) | Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput | |
| NO123200B (enExample) | ||
| US4276611A (en) | Device for the control of data flows | |
| EP0104801A2 (en) | Four way arbiter switch for a five port module as a node in an asynchronous speed independent network of concurrent processors | |
| US4307378A (en) | Four-wire speed independent selector switch for digital communication networks | |
| US5802331A (en) | Data processing system comprising an asynchronously controlled pipeline | |
| JPS58502073A (ja) | プロセッサの並行ネットワ−クにおけるア−ビタ・スイッチ | |
| JP3057591B2 (ja) | マルチプロセッサシステム | |
| JPH0253982B2 (enExample) | ||
| EP0104796A2 (en) | Four way selector switch for a five port module as a node in an asynchronous speed independent network of concurrent processors | |
| US11343065B2 (en) | Serial bidirectional communication circuit and method thereof | |
| JPH0253983B2 (enExample) | ||
| JP3323142B2 (ja) | クロスバ装置、多段クロスバ装置及び情報処理装置 | |
| US8677103B1 (en) | Asynchronous pipelined data path with data transition | |
| JP2596654B2 (ja) | 通信網ノード | |
| JPH1166024A (ja) | クロスバスイッチ切換システム | |
| JP5521559B2 (ja) | 並列計算ネットワーク装置とその制御方法 | |
| JPS583251B2 (ja) | 通信制御方式 | |
| KR19990003250A (ko) | 교환기 시스템에서 전송 메시지 충돌 방지 장치 및 그 방법 |