JPH0247850U - - Google Patents

Info

Publication number
JPH0247850U
JPH0247850U JP12641688U JP12641688U JPH0247850U JP H0247850 U JPH0247850 U JP H0247850U JP 12641688 U JP12641688 U JP 12641688U JP 12641688 U JP12641688 U JP 12641688U JP H0247850 U JPH0247850 U JP H0247850U
Authority
JP
Japan
Prior art keywords
level
reset signal
counter
clock
reception
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12641688U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP12641688U priority Critical patent/JPH0247850U/ja
Publication of JPH0247850U publication Critical patent/JPH0247850U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)
JP12641688U 1988-09-27 1988-09-27 Pending JPH0247850U (OSRAM)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12641688U JPH0247850U (OSRAM) 1988-09-27 1988-09-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12641688U JPH0247850U (OSRAM) 1988-09-27 1988-09-27

Publications (1)

Publication Number Publication Date
JPH0247850U true JPH0247850U (OSRAM) 1990-04-03

Family

ID=31377922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12641688U Pending JPH0247850U (OSRAM) 1988-09-27 1988-09-27

Country Status (1)

Country Link
JP (1) JPH0247850U (OSRAM)

Similar Documents

Publication Publication Date Title
US3906484A (en) Decoder input circuit for receiving asynchronous data bit streams
CA1090888A (en) Data buffer retiming circuit
JPH0247850U (OSRAM)
GB1534053A (en) Distinguishing valid from invalid transitions in a two level logic signal
GB1360148A (en) Devices for synchronising telegraph signals
JPS60224346A (ja) 同期クロツク発生回路
US5012442A (en) Bus receiver power-up synchronization and error detection circuit
JP2764590B2 (ja) 信号中継装置
JPS5814107B2 (ja) デ−タ伝送における受信デ−タ検出方法
JPH0453081Y2 (OSRAM)
JPS62160834A (ja) Ais信号受信回路
KR950001927B1 (ko) 디지탈 데이타 동기 신호 검출회로
JPH0311977Y2 (OSRAM)
JP3107968B2 (ja) Nrz−rz信号変換回路
JPS63113344U (OSRAM)
JPH0323714Y2 (OSRAM)
JPS61103946U (OSRAM)
JPS58188952A (ja) パラレル・シリアル・デ−タ伝送回路
JPS6017053U (ja) 伝送エラ−検出器
JPH08331189A (ja) クロック位相同期回路
JPH0466817U (OSRAM)
JPS54148413A (en) Reproduction system for timing information
GB946492A (en) Improvements in or relating to telegraph systems
JPS58150346A (ja) デ−タ伝送装置
JPH11127145A (ja) フレーム同期システムおよびフレーム同期方法