JPH0246967B2 - - Google Patents

Info

Publication number
JPH0246967B2
JPH0246967B2 JP58039905A JP3990583A JPH0246967B2 JP H0246967 B2 JPH0246967 B2 JP H0246967B2 JP 58039905 A JP58039905 A JP 58039905A JP 3990583 A JP3990583 A JP 3990583A JP H0246967 B2 JPH0246967 B2 JP H0246967B2
Authority
JP
Japan
Prior art keywords
data
input
output
dasd
blocks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58039905A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59165165A (ja
Inventor
Norimasa Yoneshiro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3990583A priority Critical patent/JPS59165165A/ja
Publication of JPS59165165A publication Critical patent/JPS59165165A/ja
Publication of JPH0246967B2 publication Critical patent/JPH0246967B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP3990583A 1983-03-10 1983-03-10 高速入出力処理方式 Granted JPS59165165A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3990583A JPS59165165A (ja) 1983-03-10 1983-03-10 高速入出力処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3990583A JPS59165165A (ja) 1983-03-10 1983-03-10 高速入出力処理方式

Publications (2)

Publication Number Publication Date
JPS59165165A JPS59165165A (ja) 1984-09-18
JPH0246967B2 true JPH0246967B2 (fr) 1990-10-18

Family

ID=12565969

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3990583A Granted JPS59165165A (ja) 1983-03-10 1983-03-10 高速入出力処理方式

Country Status (1)

Country Link
JP (1) JPS59165165A (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61109132A (ja) * 1984-11-01 1986-05-27 Oki Electric Ind Co Ltd 集合体磁気デイスク装置におけるアクセス方式
US5357607A (en) * 1991-04-01 1994-10-18 Xerox Corporation File storage process for electronic printing systems having multiple disks
JPH06119279A (ja) * 1992-10-02 1994-04-28 Waaku Bitsuto:Kk データ転送方法及び並列ストレージシステム

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS594054B2 (ja) * 1979-04-17 1984-01-27 株式会社日立製作所 マルチプロセツサ障害検出方式
JPS5936848A (ja) * 1982-08-26 1984-02-29 Panafacom Ltd デ−タ収集処理方式

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS594054U (ja) * 1982-06-25 1984-01-11 株式会社日立製作所 ディジタルデータ処理装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS594054B2 (ja) * 1979-04-17 1984-01-27 株式会社日立製作所 マルチプロセツサ障害検出方式
JPS5936848A (ja) * 1982-08-26 1984-02-29 Panafacom Ltd デ−タ収集処理方式

Also Published As

Publication number Publication date
JPS59165165A (ja) 1984-09-18

Similar Documents

Publication Publication Date Title
US5301351A (en) Data transfer control system between high speed main memory and input/output processor with a data mover
JPH06266649A (ja) 複数のデータチャネルを介してデータを転送する方法及びその回路アーキテクチャ
CZ290716B6 (cs) Počítačový systém s více médii
US4620279A (en) Data transfer system
JPH0246967B2 (fr)
JP2684793B2 (ja) 情報処理装置
JP2002123420A (ja) メモリアクセス装置
US20010002481A1 (en) Data access unit and method therefor
JPH0225958A (ja) 高速データ転送システム
JPS6218074B2 (fr)
JPS63213018A (ja) 外部記憶制御装置
JP2540844B2 (ja) デ−タ転送制御方法
JP3678537B2 (ja) データ転送方法及び装置
JPH05334012A (ja) 大容量化ディスク制御装置
JPH0310354A (ja) データ転送制御システム
JPS6019023B2 (ja) デ−タ処理装置
JP2001159958A (ja) ディスクアレイ装置におけるパリティデータ書き込み方式
JPH07334453A (ja) メモリアクセスシステム
JPS63308782A (ja) 高速転送バブルファイルメモリ装置
JPS61272853A (ja) デ−タ転送方式
JPH10307789A (ja) データ転送方法及び装置
JPH05151137A (ja) 電子計算機装置
JPH0524541B2 (fr)
JPH04247540A (ja) メモリ間ブロック転送方式
JPS5810228A (ja) 入出力処理装置